CN102831771B - Based on the FPGA on-line prediction control method of discrete Macro-traffic Flow P model - Google Patents

Based on the FPGA on-line prediction control method of discrete Macro-traffic Flow P model Download PDF

Info

Publication number
CN102831771B
CN102831771B CN201210316182.4A CN201210316182A CN102831771B CN 102831771 B CN102831771 B CN 102831771B CN 201210316182 A CN201210316182 A CN 201210316182A CN 102831771 B CN102831771 B CN 102831771B
Authority
CN
China
Prior art keywords
section
vehicle
average
model
fpga
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201210316182.4A
Other languages
Chinese (zh)
Other versions
CN102831771A (en
Inventor
史忠科
刘通
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Northwestern Polytechnical University
Original Assignee
Northwestern Polytechnical University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Northwestern Polytechnical University filed Critical Northwestern Polytechnical University
Priority to CN201210316182.4A priority Critical patent/CN102831771B/en
Publication of CN102831771A publication Critical patent/CN102831771A/en
Application granted granted Critical
Publication of CN102831771B publication Critical patent/CN102831771B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Traffic Control Systems (AREA)

Abstract

The invention discloses a kind of FPGA on-line prediction control method based on discrete Macro-traffic Flow P model, for solving the technical matters of existing FPGA prediction control method poor real.Technical scheme is by the process of model approximate discretization, sets up parallel processing flow process, and design dynamic data storage scheme, achieves based on the discrete blocked road circle mouth of Macro-traffic Flow P model and the PREDICTIVE CONTROL of changeable message signs with FPGA.Make the traffic flow density of highway, road speed achieves and control in real time effectively.

Description

Based on the FPGA on-line prediction control method of discrete Macro-traffic Flow P model
Technical field
The present invention relates to a kind of FPGA prediction control method, particularly a kind of FPGA on-line prediction control method based on discrete Macro-traffic Flow P model.
Background technology
Along with the fast development of economy, the continuous increase of automobile pollution, the congested in traffic major issue having become focus and the urgent need solution jointly paid close attention to countries in the world, traffic congestion also result in serious environmental pollution simultaneously, in 9 kinds of main air pollutants, 6 kinds relevant with motor vehicle exhaust emission directly or indirectly, and the concentration of narmful substance that under traffic congestion state, automobile is discharged exceeds 5 ~ 6 times than during normal traveling; In addition, congested in traffic and traffic hazard is the two large problems of urban transportation symbiosis.On the one hand, the traffic flow that urban transportation peak time is intensive, makes traffic hazard take place frequently, very easily causes serious traffic congestion; On the other hand, when occurring when blocking up, vehicle driver, because excessively wait for, easily loses patience, traffic hazard odds is increased greatly; Visible traffic congestion has become the matter of the whole affecting global urban sustainable development.
In order to the service efficiency of the highway that effectively relieves traffic congestion, improves, usually use information displaying board as the means of Traffic information demonstration and control; Usually, information displaying board and variable speed-limit sign are issued as the important information of intelligent transportation system, Long-distance Control, transmission show various graph text information, the different surface conditions issuing different sections of highway to driver in time and all kinds of transport information, carry out traffic law is carried out by communication network by Surveillance center's computing machine, the publicity of traffic knowledge, reach the impact reducing highway reappearance and block, reduce the non-reappearance accident of highway, improve traffic safety; As described in document " Hai Yilatibala carries; Expressway Information display board arranges Discussion on Technology; the land bridge visual field; in October, 2010; 139-140 ", the mechanism that arranges of information displaying board system is: (1) sensor information is collected and disposal system, (2) information displaying board information provide, (3) communication system, (4) central control system; The setting of information displaying board should from the angle of whole traffic navigation system Construction, takes into full account associating of leading and control, takes the comprehensive benefit of surface road and overpass into consideration, formulate the leading scheme of globality, rationality, high efficiency; Information displaying board adopts different forms according to the place of setting and the difference of object; One is mounted on main line, carries out main line induction and outlet induction, with the traffic in character style display section, front as unimpeded, crowded, delay etc., thus makes driver can turn to surface road, avoids crowded district; Another kind is arranged near ring road entrance, and the queue length of ring road porch and crowded prediction case are reported to driver, also the traffic conditions on contiguous main line can be shown to the driver on ring road entrance, thus reasonably induce for they provide; But, these schemes, super expressway entrance is induced, road main line is induced, road way outlet is induced and only demarcated according to information requirement, organic phase is not had to combine, particularly the display information of information displaying board does not export setting automatically according to macro traffic model prediction, is difficult to the traffic flow density to highway, road speed control effectively.
In order to analyse in depth traffic system, a large amount of scholar's research traffic flow model both at home and abroad, the both macro and micro model analysis traffic characteristics person wherein adopting hydromechanical viewpoint to set up is in the majority; In macroscopic traffic flow, traffic flow is regarded as the compressible continuous fluid medium be made up of a large amount of vehicle, and the research average behavior of vehicle collective, the individual character of single unit vehicle do not highlight; Macroscopic traffic flow portrays traffic flow with the average density ρ of vehicle, average velocity v and flow q, study they the equation that meets; Macromodel can portray the collective behavior of traffic flow better, thus for designing effective traffic control strategy, simulation and estimating that the traffic engineering problem such as effect of road geometry modification provides foundation; In numerical evaluation, simulation Macro-traffic Flow required time is studied number of vehicles in traffic system with institute and is had nothing to do, with studied road, numerical method choose and middle space x, time t discrete steps Δ x relevant with Δ t.So macroscopic traffic flow is comparatively suitable for the traffic flow problem of the traffic system processing a large amount of vehicle composition; This class model is used for discussing the traffic behavior of blocked road by Most scholars in the world.
But, macroscopic traffic flow great majority adopt partial differential equation to describe, even if the macroscopic traffic flow of discrete form is also very complicated, the system process of process usually more than desktop computer of these models, is difficult to use macromodel to carry out on-line prediction control to blocked road circle mouth and changeable message signs.
Summary of the invention
In order to overcome the deficiency of existing FPGA prediction control method poor real, the invention provides a kind of FPGA on-line prediction control method based on discrete Macro-traffic Flow P model.The method, by the process of model approximate discretization, establishes parallel processing flow process, devises dynamic data storage scheme, achieve based on the discrete blocked road circle mouth of Macro-traffic Flow P model and the PREDICTIVE CONTROL of changeable message signs with FPGA.The traffic flow density of highway, road speed can be made to realize effectively controlling in real time.
The technical solution adopted for the present invention to solve the technical problems: a kind of FPGA on-line prediction control method based on discrete Macro-traffic Flow P model, is characterized in comprising the following steps:
Step one, according to discrete Macro-traffic Flow P model:
x(n+1)=x(n)+f[x(n)]+B(n)u(n)
In formula,
x(n+1)=[k 1(n+1) v 1(n+1) k 2(n+1) v 2(n+1) … k N(n+1) v N(n+1)] T
u ( n ) = u 1 ( n ) u 2 ( n ) . . . u N T ( n ) T ,
u 1(n)=ak 0(n)v 0(n)+r 1(n)-s 1(n),
u i(n)=r i(n)-s i(n),(i=2,…,N-1),
u N T ( n ) = [ r N ( n ) - s N ( n ) - ( 1 - a ) k out ( n ) v out ( n ) ] ,
f [ x ( n ) ] = T L 1 [ ( 1 - 2 a ) k 1 ( n ) v 1 ( n ) - ( 1 - a ) k 2 ( n ) v 2 ( n ) ] T τ [ v e ( k 1 ( n ) ) - v 1 ( n ) ] + TΓ L 1 v 1 ( n ) [ v 0 ( n ) - v 1 ( n ) ] - Tξ τ L 1 ω 1 ( n ) T L 2 [ ak 1 ( n ) v 1 ( n ) + ( 1 - 2 a ) k 2 ( n ) v 2 ( n ) - ( 1 - a ) k 3 ( n ) v 3 ( n ) ] T τ [ v e ( k 2 ( n ) ) - v 2 ( n ) ] + TΓ L 2 v 2 ( n ) [ v 1 ( n ) - v 2 ( n ) ] - Tξ τ L 2 ω 2 ( n ) . . . T L N - 1 [ ak N - 2 ( n ) v N - 2 ( n ) + ( 1 - 2 a ) k N - 1 ( n ) v N - 1 ( n ) - ( 1 - a ) k N ( n ) v N ( n ) ] T τ [ v e ( k N - 1 ( n ) ) - v N - 1 ( n ) ] + TΓ L N - 1 v N - 1 ( n ) [ v N - 2 ( n ) - v N - 1 ( n ) ] - Tξ τL N - 1 ω N - 1 ( n ) T L N [ ak N - 1 ( n ) v N - 1 ( n ) + ( 1 - 2 a ) k N ( n ) v N ( n ) ] T τ [ v e ( k N ( n ) ) - v N ( n ) ] + TΓ L N v N ( n ) [ v N - 1 ( n ) - v N ( n ) ] - Tξ τ L N ω N ( n )
B ( n ) = B 1 T B 2 T . . . B N - 1 T B N T T , B i T = T L i 0 0 , ( i = 1 , . . . , N )
v e ( k i ( n ) ) = v f [ 1 - ( k i ( n ) k jam ) l ] m
ω i ( n ) = k i + 1 ( n ) - k i ( n ) k i ( n ) + λ , i = 1,2 , . . . , N ; n = 0,1,2 , . . .
In formula, T is the sampling period, L irepresent i-th road section length, k in () represents i-th the average traffic current density of section in [nT, (n+1) T], v in () represents the average velocity of i-th section at [nT, (n+1) T] interior vehicle, r in () is the vehicle flowrate that i-th section is entered by circle mouth in [nT, (n+1) T], s i(n)=s pi(n)+s qi(n) be i-th section at nT, (n+1) T] in the vehicle flowrate that rolled away from by circle mouth, s pi(n) normal vehicle flowrate, s for being rolled away from by circle mouth qin flow increment that () forces outgoing vehicles to cause for information displaying board, k outn () is the average traffic current density that road exports vehicle in [nT, (n+1) T], v outn () is the average velocity that road exports vehicle in [nT, (n+1) T], v ek () is equivalent speed, k jamaverage traffic current density during obstruction, v fbe the average velocity of free traffic flow, k, τ, ξ, λ, a, l, m, Γ are constants;
Step 2, set up equivalent speed model and be:
I-th section: in formula, v eai () is i-th section variable information display board command speed;
Step 3, in conjunction with discrete form and the equivalent speed model of Papageorgiou-D model, in FPGA, design comprises the computing module of vehicle average density k and average velocity v, according to the length of real road and circle message breath, highway is divided into multiple section, the corresponding computing module in each section, according to initial information and regulation and controlling of information, these computing modules of parallel running simultaneously in FPGA, dope vehicle average density and the average velocity of each section subsequent time period, then vehicle average density and average velocity stored in register, after all computing modules complete calculating, export vehicle average density and average velocity, these data back are carried out next step calculating to computing module simultaneously,
Step 4, enter blocked road flow as mode input using circle mouth, changeable message signs force Drazin inverse amount as pressure speed and circle mouth, given control inputs is predicted to average traffic current density and the vehicle average velocity in each section, if each section meets minimum speed, maximal density requirement, then select the program to control blocked road circle mouth and changeable message signs, otherwise adjustment control program.
Described computing module adopts floating point arithmetic, and self-defined floating number structure is as shown in the table:
1 symbol S 6 exponent e 17 mantissa M
Totally 24, wherein symbol 1, exponent 6, mantissa 17, the size of data of representative is F=(-1) s× 1.M × 2 e-31.
The invention has the beneficial effects as follows: owing to passing through the process of model approximate discretization, establish parallel processing flow process, devise dynamic data storage scheme, achieve based on the discrete blocked road circle mouth of Macro-traffic Flow P model and the PREDICTIVE CONTROL of changeable message signs with FPGA.Make the traffic flow density of highway, road speed achieves and control in real time effectively.
Below in conjunction with drawings and Examples, the present invention is elaborated.
Accompanying drawing explanation
Fig. 1 is the computation structure figure of the FPGA on-line prediction control method that the present invention is based on discrete Macro-traffic Flow P model.
Fig. 2 is that the FPGA of the FPGA on-line prediction control method that the present invention is based on discrete Macro-traffic Flow P model realizes block diagram.
Embodiment
The present invention is described in detail with reference to Fig. 1,2.
1, according to discrete Macro-traffic Flow P model:
x(n+1)=x(n)+f[x(n)]+B(n)u(n)
In formula:
x(n+1)=[k 1(n+1) v 1(n+1) k 2(n+1) v 2(n+1) … k N(n+1) v N(n+1)] T
u ( n ) = u 1 ( n ) u 2 ( n ) . . . u N T ( n ) T ,
u 1(n)=ak 0(n)v 0(n)+r 1(n)-s 1(n),
u i(n)=r i(n)-s i(n),(i=2,…,N-1),
u N T ( n ) = [ r N ( n ) - s N ( n ) - ( 1 - a ) k out ( n ) v out ( n ) ] ,
f [ x ( n ) ] = T L 1 [ ( 1 - 2 a ) k 1 ( n ) v 1 ( n ) - ( 1 - a ) k 2 ( n ) v 2 ( n ) ] T τ [ v e ( k 1 ( n ) ) - v 1 ( n ) ] + TΓ L 1 v 1 ( n ) [ v 0 ( n ) - v 1 ( n ) ] - Tξ τ L 1 ω 1 ( n ) T L 2 [ ak 1 ( n ) v 1 ( n ) + ( 1 - 2 a ) k 2 ( n ) v 2 ( n ) - ( 1 - a ) k 3 ( n ) v 3 ( n ) ] T τ [ v e ( k 2 ( n ) ) - v 2 ( n ) ] + TΓ L 2 v 2 ( n ) [ v 1 ( n ) - v 2 ( n ) ] - Tξ τ L 2 ω 2 ( n ) . . . T L N - 1 [ ak N - 2 ( n ) v N - 2 ( n ) + ( 1 - 2 a ) k N - 1 ( n ) v N - 1 ( n ) - ( 1 - a ) k N ( n ) v N ( n ) ] T τ [ v e ( k N - 1 ( n ) ) - v N - 1 ( n ) ] + TΓ L N - 1 v N - 1 ( n ) [ v N - 2 ( n ) - v N - 1 ( n ) ] - Tξ τL N - 1 ω N - 1 ( n ) T L N [ ak N - 1 ( n ) v N - 1 ( n ) + ( 1 - 2 a ) k N ( n ) v N ( n ) ] T τ [ v e ( k N ( n ) ) - v N ( n ) ] + TΓ L N v N ( n ) [ v N - 1 ( n ) - v N ( n ) ] - Tξ τ L N ω N ( n )
B ( n ) = B 1 T B 2 T . . . B N - 1 T B N T T , B i T = T L i 0 0 , ( i = 1 , . . . , N )
v e ( k i ( n ) ) = v f [ 1 - ( k i ( n ) k jam ) l ] m
ω i ( n ) = k i + 1 ( n ) - k i ( n ) k i ( n ) + λ , i = 1,2 , . . . , N ; n = 0,1,2 , . . .
T is the sampling period, L irepresent i-th section, k in () represents i-th the average traffic current density of section in [nT, (n+1) T], v in () represents the average velocity of i-th section at [nT, (n+1) T] interior vehicle, r in () is the vehicle flowrate that i-th section is entered by circle mouth in [nT, (n+1) T], s i(n)=s pi(n)+s qin () is the vehicle flowrate that i-th section is rolled away from by circle mouth in [nT, (n+1) T], s pi(n) normal vehicle flowrate, s for being rolled away from by circle mouth qin flow increment that () forces outgoing vehicles to cause for information displaying board, k outn () is the average traffic current density that road exports vehicle in [nT, (n+1) T], v outn () is the average velocity that road exports vehicle in [nT, (n+1) T], v ek () is equivalent speed, k jamaverage traffic current density during obstruction, v fbe the average velocity of free traffic flow, τ, ξ, λ, a, l, m, Γ are constants, and symbol definition is identical in full;
2, setting up equivalent speed model is:
I-th section: in formula, v eai () is i-th section variable information display board command speed;
3, in the present embodiment, fpga chip selects the EP3C120F484C6 chip of altera corp, and communicating with host computer adopts RS-232 agreement, and level transferring chip selects MAX3232 chip; Then in FPGA, by computation structure shown in accompanying drawing 1, simulation calculation is carried out to each section.In the present embodiment, road is divided into 10 sections, in accompanying drawing 2, computing module 1-computing module 10 is the link traffic simulation computing module using floating point arithmetic device to combine according to aforementioned discrete Macro-traffic Flow P model, concrete data flow is: data reception module receives the traffic flow density in each section that host computer transmits, primary data and the regulation and control data of average velocity (comprise each section circle mouth and enter vehicle flowrate, roll vehicle flowrate and equivalent speed away from), then data allocation module is passed to, enable signal and these primary datas are passed to each computing module by data allocation module, each computing module carries out simulation calculation to vehicle average density and average velocity after receiving enable signal and result stored in register simultaneously, modules calculates and terminates rear respective calculating end signal to be passed to synchronization module, synchronization module completes at all computing modules and calculates the rear simulation result sending signal notification data distribution module and data outputting module reception vehicle average density and average velocity, data allocation module is distributed to computing module the simulation result in each section and regulation and controlling of information again and is carried out next step calculating, data outputting module Output simulation result simultaneously,
4, described floating point arithmetic device adopts self-defined floating number format, and floating number structure is as shown in the table:
1 symbol S 6 exponent e 17 mantissa M
Totally 24, wherein symbol 1, exponent 6, mantissa 17, the size of data of representative is F=(-1) s× 1.M × 2 e-31;
Described data reception module receives the data of 8 that host computer transmits, and is that 24 bit data pass to data allocation module the data transformations of continuous three 8;
Described data outputting module receives 24 result of calculations that computing module transmits, the data they being split into 8 export, before output result of calculation, first export valid data start identification code 0XFF, 0XF1,0XF1, result of calculation exports the complete valid data that export afterwards and terminates identification code 0XFF, 0XF2,0XF2;
5, blocked road flow is entered as mode input using circle mouth, changeable message signs force Drazin inverse amount as pressure speed and circle mouth, given control inputs is predicted to traffic density and the vehicle average velocity in each section, if each section meets minimum speed, maximal density requirement, then select the program to control blocked road circle mouth and changeable message signs, otherwise adjustment control program.

Claims (1)

1., based on a FPGA on-line prediction control method for discrete Macro-traffic Flow P model, it is characterized in that comprising the following steps:
Step one, according to discrete Macro-traffic Flow P model:
x(n+1)=x(n)+f[x(n)]+B(n)u(n)
In formula,
x(n+1)=[k 1(n+1) v 1(n+1) k 2(n+1) v 2(n+1) … k N(n+1)v N(n+1)] T
u 1(n)=ak 0(n)v 0(n)+r 1(n)-s 1(n),
u i(n)=r i(n)-s i(n),(i=2,…,N-1),
(i=1,…,N)
i=1,2,…N;n=0,1,2,…
In formula, T is the sampling period, L irepresent i-th road section length, k in () represents i-th the average traffic current density of section in [nT, (n+1) T], v in () represents the average velocity of i-th section at [nT, (n+1) T] interior vehicle, r in () is the vehicle flowrate that i-th section is entered by circle mouth in [nT, (n+1) T], s i(n)=s pi(n)+s qin () is the vehicle flowrate that i-th section is rolled away from by circle mouth in [nT, (n+1) T], s pi(n) normal vehicle flowrate, s for being rolled away from by circle mouth qin flow increment that () forces outgoing vehicles to cause for information displaying board, k outn () is the average traffic current density that road exports vehicle in [nT, (n+1) T], v outn () is the average velocity that road exports vehicle in [nT, (n+1) T], v ek () is equivalent speed, k jamaverage traffic current density during obstruction, v fbe the average velocity of free traffic flow, τ, ξ, λ, a, l, m, Γ are constants;
Step 2, set up equivalent speed model and be:
I-th section:
In formula, v eai () is i-th section variable information display board command speed;
Step 3, in conjunction with discrete form and the equivalent speed model of Papageorgiou-D model, in FPGA, design comprises the computing module of vehicle average density k and average velocity v, according to the length of real road and circle message breath, highway is divided into multiple section, the corresponding computing module in each section, according to initial information and regulation and controlling of information, these computing modules of parallel running simultaneously in FPGA, dope vehicle average density and the average velocity of each section subsequent time period, then vehicle average density and average velocity stored in register, after all computing modules complete calculating, export vehicle average density and average velocity, these data back are carried out next step calculating to computing module simultaneously,
Step 4, enter blocked road flow as mode input using circle mouth, changeable message signs force Drazin inverse amount as pressure speed and circle mouth, given control inputs is predicted to average traffic current density and the vehicle average velocity in each section, if each section meets minimum speed, maximal density requirement, then select the program to control blocked road circle mouth and changeable message signs, otherwise adjustment control program.
CN201210316182.4A 2012-08-30 2012-08-30 Based on the FPGA on-line prediction control method of discrete Macro-traffic Flow P model Active CN102831771B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210316182.4A CN102831771B (en) 2012-08-30 2012-08-30 Based on the FPGA on-line prediction control method of discrete Macro-traffic Flow P model

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210316182.4A CN102831771B (en) 2012-08-30 2012-08-30 Based on the FPGA on-line prediction control method of discrete Macro-traffic Flow P model

Publications (2)

Publication Number Publication Date
CN102831771A CN102831771A (en) 2012-12-19
CN102831771B true CN102831771B (en) 2015-08-19

Family

ID=47334876

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210316182.4A Active CN102831771B (en) 2012-08-30 2012-08-30 Based on the FPGA on-line prediction control method of discrete Macro-traffic Flow P model

Country Status (1)

Country Link
CN (1) CN102831771B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103035128B (en) * 2012-12-30 2015-02-25 西安费斯达自动化工程有限公司 Traffic flow simulation system based on FPGA (Field Programmable Gate Array) array unified intelligent structure
CN103927887B (en) * 2014-03-18 2016-01-27 西北工业大学 In conjunction with array FPGA traffic status prediction and the control system of discrete-velocity model
CN108428356B (en) * 2018-03-21 2020-06-02 东南大学 Road condition map display and driving assistance application method based on fluid density field

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7221287B2 (en) * 2002-03-05 2007-05-22 Triangle Software Llc Three-dimensional traffic report
US7634352B2 (en) * 2003-09-05 2009-12-15 Navteq North America, Llc Method of displaying traffic flow conditions using a 3D system
US7689348B2 (en) * 2006-04-18 2010-03-30 International Business Machines Corporation Intelligent redirection of vehicular traffic due to congestion and real-time performance metrics
CN101604482A (en) * 2008-06-13 2009-12-16 上海宝康电子控制工程有限公司 Transit equipment composite control apparatus and system
CN101656019A (en) * 2009-01-22 2010-02-24 舒翔龙 Network real-time traffic information board and using method thereof
CN101656020A (en) * 2009-09-23 2010-02-24 北京交通大学 System and method for evaluating urban road traffic zone servings levels based on actual measurements

Also Published As

Publication number Publication date
CN102831771A (en) 2012-12-19

Similar Documents

Publication Publication Date Title
CN102831771B (en) Based on the FPGA on-line prediction control method of discrete Macro-traffic Flow P model
CN102842224B (en) Based on the FPGA on-line prediction control method of LWR macroscopic traffic flow
CN102842223B (en) FPGA (Field Programmable Gate Array) online predication control method based on discrete macroscopic traffic flow model D
CN102842222B (en) Based on the FPGA on-line prediction control method of Phillips macroscopic traffic flow
CN102842233B (en) Based on the FPGA on-line prediction control method of K ü hne macroscopic traffic flow
CN102842232B (en) FPGA (Field Programmable Gate Array) online predication control method based on Kerner-Konhauser macroscopic traffic flow model
CN102842221B (en) Based on the FPGA on-line prediction control method of Ross macroscopic traffic flow
CN102842227B (en) FPGA (Field Programmable Gate Array) online prediction control method based on Aw-Rascle macroscopic traffic flow model
CN103035128B (en) Traffic flow simulation system based on FPGA (Field Programmable Gate Array) array unified intelligent structure
CN102831772B (en) Zhang macroscopic traffic flow model-based FPGA (Field Programmable Gate Array) online predicting control method
CN102842225B (en) Based on the FPGA on-line prediction control method of Payne-Whitham macroscopic traffic flow
CN102842231B (en) FPGA (Field Programmable Gate Array) online predication control method based on Zhang improved model
CN102842234B (en) Based on the FPGA on-line prediction control method of Michalopoulos macroscopic traffic flow
CN102842226A (en) FPGA (Field Programmable Gate Array) online prediction control method based on Jiang-Wu-Zhu macroscopic traffic flow model
CN102945609A (en) On-line predictive control method of traffic bottlenecks based on field programmable gate array (FPGA) and improved Papageorgiou-E model
CN102930732A (en) Online traffic bottleneck prediction control method based on FPGA and improved Payne model
CN102831770A (en) Papasgeorgiou-E macroscopic traffic flow model-based FPGA (Field Programmable Gate Array) online predicting control method
CN102842220A (en) FPGA (Field Programmable Gate Array) online prediction control method based on Xue-Dai macroscopic traffic flow model
CN102945611A (en) Method for predicting and controlling traffic bottlenecks on line based on field programmable gate array (FPGA) and improved dispersion macro P model
CN102938209A (en) On-line traffic bottleneck predictive control method based on field programmable gate array (FPGA) and improved dispersed macroscopic D model
CN102945607B (en) On-line predictive control method of traffic bottlenecks based on field programmable gate array (FPGA) and improved Aw-Rascle model
CN102930728A (en) Online traffic bottleneck prediction control method based on FPGA and improved Wu Zheng model
CN102938207B (en) On-line traffic bottleneck predictive control method based on field programmable gate array (FPGA) and improved light water reactor (LWR) model
CN102842228A (en) FPGA (Field Programmable Gate Array) online predication control method based on macroscopic traffic flow model formulated by Wu Zheng
CN102842230A (en) FPGA (Field Programmable Gate Array) online predication control method based on Whitham macroscopic traffic flow model

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant