CN102386933B - Construction method for quasi-cyclic low density parity check (LDPC) code check matrix - Google Patents
Construction method for quasi-cyclic low density parity check (LDPC) code check matrix Download PDFInfo
- Publication number
- CN102386933B CN102386933B CN 201110358377 CN201110358377A CN102386933B CN 102386933 B CN102386933 B CN 102386933B CN 201110358377 CN201110358377 CN 201110358377 CN 201110358377 A CN201110358377 A CN 201110358377A CN 102386933 B CN102386933 B CN 102386933B
- Authority
- CN
- China
- Prior art keywords
- matrix
- quasi
- ldpc code
- check matrix
- row
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000011159 matrix material Substances 0.000 title claims abstract description 73
- 238000010276 construction Methods 0.000 title claims abstract description 9
- 238000000034 method Methods 0.000 claims abstract description 17
- 125000004122 cyclic group Chemical group 0.000 claims description 10
- 230000003247 decreasing effect Effects 0.000 abstract 1
- 238000004891 communication Methods 0.000 description 4
- 238000011160 research Methods 0.000 description 3
- 238000013461 design Methods 0.000 description 2
- 230000001737 promoting effect Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006698 induction Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000013307 optical fiber Substances 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
Landscapes
- Error Detection And Correction (AREA)
Abstract
The invention relates to a construction method for a quasi-cyclic low density parity check (LDPC) code check matrix. The construction method for the quasi-cyclic LDPC code check matrix comprises the following steps of: determining a line parameter J and a column parameter L of a basis matrix of the check matrix to be designed; after the line and column parameters are determined, traversing all columns by the line, and for the given position of the jth line and the lth column of the basis matrix, sequentially obtaining terms of each Hanoi tower array according to the definitions of the Hanoi tower array that f(1)=1 if n is 1 and that f(n+1)=s*f(n)+1 if n is more than 1; obtaining a circulant permutation matrix offset value pj,l according to a formula pj,l=f(j+1)+j, adding a digital value jof a corresponding line to each f(j+1) value obtained by the second step to obtain a circulant permutation matrix offset value pi,j and arranging the pi,j at the position of the jth line and the lth column of the basis matrix to be constructed; and constructing the basis matrix to be designed by using all the pj,l values. By the method, the performance of a quasi-cyclic LDPC code is improved, and simultaneously storage complexity is decreased.
Description
Technical field
The invention belongs to communication technical field, particularly relate to a kind of building method of quasi-cyclic LDPC code check matrix.
Background technology
The LDPC code is low density parity check code (Low Density Parity Check Code, LDPC), is the linear block codes that is had sparse check matrix by the class that RobertG.Gallager proposes.By people such as MacKay and Neal the LDPC code is re-started research, proposed the feasibility decoding algorithm for the LDPC code, thereby further found the superperformance that the LDPC code has.
At present, the LDPC code has been widely used in the fields such as deep space communication, optical fiber communication, satellite digital video and audio broadcasting.The LDPC code has become the 4th strong competitor of generation communication system (4G), and is adopted by satellite digital video broadcast standard DVB-S2 of future generation based on the encoding scheme of LDPC code.
Random LDPC code is because its performance near shannon limit is paid close attention to research widely.The high implementation complexity of random LDPC code check matrix becomes an obstacle that hinders its practical application.Subsequently, people study the check matrix of finding quasi-cyclic can obtain a well compromise between complexity and performance, therefore, the check matrix of quasi-cyclic LDPC code be configured to an important research direction for LDPC code structure.
The structure thinking of quasi-cyclic LDPC code is the basic matrix B that at first constructs check matrix H, then with the unit matrix I (0) and the p thereof that are of a size of p * p
J, lInferior ring shift right matrix I (p
J, l) fill basic matrix formation check matrix, in the formula: 0≤j≤J-1; 0≤l≤L-1.Each position of basic matrix has provided the ring shift right number of times of cyclic permutation matrices corresponding to this position.Check matrix H and basic matrix B are defined as respectively:
Quasi-cyclic LDPC code based on array structure has provided a kind of thinking of constructing basic matrix.For the basic matrix that is of a size of J * L, the building method of taking is that 1 to JL integer is carried out random interleaving, and the parameter that interweaves is the capable L row of J, and the matrix that obtains is the basic matrix of forming array LDPC code just in time.
Analyze and find, its check matrix storage complexity is JL, is random configuration LDPC code
Still have very high storage complexity, simultaneously, this scheme do not have fine embodiment LDPC code near the shannon limit performance, main cause is that not have effective is the control of 4 becate to length.
Summary of the invention
Technical problem to be solved by this invention provides a kind of building method of quasi-cyclic LDPC code check matrix, effectively reduces the storage complexity in the LDPC code construction process.
The technical solution adopted for the present invention to solve the technical problems is: a kind of building method of quasi-cyclic LDPC code check matrix is provided, comprises the following steps:
(1) determines line parameter J and the row parameter L of the basic matrix of check matrix to be designed;
(2) after definite ranks parameter, by all row of row traversal; For the position of the capable l row of the j of given basic matrix, by the Han Nuota ordered series of numbers definition: when n is 1, f (1)=1, when n greater than 1 the time, f (n+1)=2 * f (n)+1 obtains the item of each Han Nuota ordered series of numbers successively;
(3) by formula p
J, l=f (j+l)+j obtains the cyclic permutation matrices deviant p of this position
J, lEach f (j+l) value that step (2) is obtained adds that the corresponding numerical value j that is expert at obtains cyclic permutation matrices deviant p
I, j, be placed on the position of the capable l row of the j of basic matrix of structure;
(4) by above-mentioned all p
J, lThe basic matrix of Construction designing.
Described step (1) if in J=3, L=6, so the structure basic matrix be designated as B (3,6)
Described step (3) is calculated f (j+l) needs an adder, calculates p
J, l=f (j+l)+j needs an adder, whole deviant p
J, lCalculating need two adders.
Beneficial effect
The present invention can generate the basic matrix of corresponding check matrix by simple algebraic operation, and do not need to the LDPC code based on array structure such, the cyclic shift number of times of each position of storage basic matrix.The present invention when promoting the quasi-cyclic LDPC code performance, the reduction that has brought storage complexity.
Embodiment
Below in conjunction with specific embodiment, further set forth the present invention.Should be understood that these embodiment only to be used for explanation the present invention and be not used in and limit the scope of the invention.Should be understood that in addition those skilled in the art can make various changes or modifications the present invention after the content of having read the present invention's instruction, these equivalent form of values fall within the application's appended claims limited range equally.
The present invention is by structure ten thousand methods of the following examples explanation LDPC code check matrix, and it has reduced the storage complexity in the LDPC code construction process effectively.
Definition 1: for an ordered series of numbers f (n), n is nonnegative integer, if when n is 1, f (1)=1, when n greater than 1 the time, f (n+1)=2 * f (n)+1, the ordered series of numbers that then satisfies this recurrence relation is called the Han Nuota ordered series of numbers, and its item just is called Han Nuota ordered series of numbers number.A typical Han Nuota ordered series of numbers is as follows: 1,3,7,15,31,63,127,255,511 ....
Character 1: for a Han Nuota ordered series of numbers, if n>m and n, m, k ∈ Z
+, then have
f(n+k)-f(n)>f(m+k)-f(m)。
Proof: adopt mathematical induction to prove.
According to the definition of Han Nuota ordered series of numbers as can be known, the Han Nuota ordered series of numbers is a monotonic increase ordered series of numbers, that is, and and for n>m,
F (n)>f (m) is arranged.
When k=1, f (n+k)-f (n)=f (n+1)-f (n)=f (n)+1,
f(m+k)-f(m)=f(m+1)-f(m)=f(m)+1,
Because f (n)>f (m),
So f (n+k)-f (n)>f (m+k)-f (m);
f(n+k)-f(n)=f(n+2)-f(n)=f(n+2)-f(n+1)+f(n+1)-f(n)
When k=2,
=f(n+1)+1+f(n)+1=f(n+1)+f(n)+2’
f(m+k)-f(m)=f(m+2)-f(m)=f(m+2)-f(m+1)+f(m+1)-f(m),
=f(m+1)+1+f(m)+1=f(m+1)+f(m)+2
Because f (n)>f (m), f (n+1)>f (m+1),
So f (n+k)-f (n)>f (m+k)-f (m);
By that analogy,
f(n)>f(m),f(n+1)>f(m+1),…,f(n+k-1)>f(m+k-1)
So f (n+k)-f (n)>f (m+k)-f (m).
So far, proposition f (n+k)-f (n)>f (m+k)-f (m) must demonstrate,prove.
An implication of above-mentioned character 1 statement be exactly the new sequence that becomes of the poor equal Han Nuota ordered series of numbers array of Han Nuota ordered series of numbers middle term sequence number be monotonically increasing.
The ring length of LDPC code is defined as the length of the contained becate of its check matrix.Wherein, length is 4 ring having the greatest impact to the LDPC code performance.When shorter ring can cause deciphering, iterative information is cross-correlation after 2 iteration, the convergence of impact decoding.Therefore, the LDPC code that design performance is good will be eliminated the Fourth Ring at least.It is that 4 ring can be expressed as (j that the H matrix comprises length
0, l
0), (j
0, l
1), (j
1, l
1), (j
1, l
0), do not contain the necessary and sufficient condition at Fourth Ring according to check matrix, to (j arbitrarily
0, l
0) and (j
1, l
1),
Making the deviant of the cyclic permutation matrices of the capable l row of j among the basic matrix B of check matrix H is p
J, l=f (j+l)+j.P gets arbitrarily than the large value of numerical value maximum among the basic matrix B.Be without loss of generality, make j
0<j
1, l
0<l
1Then:
Utilize the character of above-mentioned Han Nuota ordered series of numbers as can be known:
[f(j
1+l
1)-f(j
1+l
0)]>[f(j
0+l
1)-f(j
0+l
0)],
Further can get:
Namely
Satisfy check matrix and do not contain the condition that length is 4 ring.Therefore, the ring length of the check matrix of design is at least 6.
Concrete constitution step is as follows:
1) determines line parameter J and the row parameter L of the basic matrix of check matrix to be designed.Suppose J=3, L=6, the basic matrix of structure is designated as B (3,6) so.
2) after definite ranks parameter, by all row of row traversal.For the position of the capable l row of the j of given basic matrix, by the Han Nuota ordered series of numbers definition: when n is 1, f (1)=1, when n greater than 1 the time, f (n+1)=2 * f (n)+1 obtains the item of each Han Nuota ordered series of numbers successively.For example: f (2)=2 * f (1)+1=3, f (3)=2 * f (2)+1=7 ....
3) by formula p
J, l=f (j+l)+j obtains the cyclic permutation matrices deviant p of this position
J, lEach f (j+l) value that (2) are obtained adds that the corresponding numerical value j that is expert at obtains cyclic permutation matrices deviant p
I, j, be placed on the position of the capable l row of the j of basic matrix of structure.For example, for the first row first row, p
1,1=f (2)+1=3+1=4; For the second row first row, p
2,1=f (3)+2=7+2=9; By that analogy, can obtain the p of the capable L row of all J
J, lNumerical value.
4) by above-mentioned all p
J, lThe basic matrix of Construction designing.
1: one the basic matrix B (3,6) by the check matrix H (3,6) of said method structure is as follows for example.
Analyzing above-mentioned construction process can find, as long as system is the generator polynomial of storage Han Nuota ordered series of numbers and the general term formula of computation cycles permutation matrix deviant, when real system is used, can can generate by simple algebraic operation the basic matrix of corresponding check matrix, and do not need to the LDPC code based on array structure such, the cyclic shift number of times of each position of storage basic matrix.The following storage complexity difference of making a concrete analysis of the two.
Obviously, for the basic matrix that is of a size of J * L, be J * L=JL based on the storage complexity of the method for array structure.
Storage complexity based on the inventive method structure can be from formula p
J, lThe computation complexity of=f (j+l)+j is considered.At first, calculating f (j+l) needs an adder, then, calculates p
J, l=f (j+l)+j needs an adder, therefore, and whole deviant p
J, lCalculating need two adders.Consider, the register number that needs is 2, and therefore, storage complexity of the present invention is 2.
The ratio of the complexity of two kinds of methods of contrast is
Therefore, along with the increase of basic matrix size, the reduced complexity effect that the present invention brings will increase gradually.
Simultaneously, simulation result shows, the quasi-cyclic LDPC code that the present invention constructs has performance boost about 3dB than array LDPC code.
Comprehensive above-mentioned conclusion shows, compares the code with array structure LDPC, the present invention when promoting the quasi-cyclic LDPC code performance, the reduction that has brought storage complexity.
Claims (3)
1. the building method of a quasi-cyclic LDPC code check matrix comprises the following steps:
(1) determines line parameter J and the row parameter L of the basic matrix of check matrix to be designed;
(2) after definite ranks parameter, by all row of row traversal; For the position of the capable l row of the j of given basic matrix, by the Han Nuota ordered series of numbers definition: when n is 1, f (1)=1, when n greater than 1 the time, f (n+1)=2 * f (n)+1 obtains the item of each Han Nuota ordered series of numbers successively;
(3) by formula p
J, l=f (j+l)+j obtains the cyclic permutation matrices deviant p of the capable l row of j
J, l, with the cyclic permutation matrices deviant p that obtains
J, lBe placed on the position of the capable l row of the j of basic matrix of structure;
(4) by above-mentioned all p
J, lThe basic matrix of Construction designing.
2. the building method of a kind of quasi-cyclic LDPC code check matrix according to claim 1 is characterized in that: described step (1) if in J=3, L=6, the basic matrix of structure is designated as B (3,6) so
3. the building method of a kind of quasi-cyclic LDPC code check matrix according to claim 1 is characterized in that: adder of described step (3) calculating f (j+l) needs, calculating p
J, l=f (j+l)+j needs an adder, whole deviant p
J, lCalculating need two adders.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201110358377 CN102386933B (en) | 2011-11-11 | 2011-11-11 | Construction method for quasi-cyclic low density parity check (LDPC) code check matrix |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201110358377 CN102386933B (en) | 2011-11-11 | 2011-11-11 | Construction method for quasi-cyclic low density parity check (LDPC) code check matrix |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102386933A CN102386933A (en) | 2012-03-21 |
CN102386933B true CN102386933B (en) | 2013-04-24 |
Family
ID=45825952
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 201110358377 Expired - Fee Related CN102386933B (en) | 2011-11-11 | 2011-11-11 | Construction method for quasi-cyclic low density parity check (LDPC) code check matrix |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102386933B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10735138B2 (en) * | 2017-05-02 | 2020-08-04 | Futurewei Technologies, Inc. | Multi-label offset lifting method |
CN108494411B (en) * | 2018-03-30 | 2021-09-17 | 山东大学 | Construction method of multi-system LDPC code check matrix |
CN112367088B (en) * | 2020-10-27 | 2023-03-21 | 上海宇航***工程研究所 | Encoding method and device based on index matrix |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101431337A (en) * | 2007-11-09 | 2009-05-13 | 松下电器产业株式会社 | Method for improving code parallelism degree and implementing coding delay |
-
2011
- 2011-11-11 CN CN 201110358377 patent/CN102386933B/en not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101431337A (en) * | 2007-11-09 | 2009-05-13 | 松下电器产业株式会社 | Method for improving code parallelism degree and implementing coding delay |
Non-Patent Citations (2)
Title |
---|
LDPC编码的研究与硬件实现;唐启荣;《北京邮电大学》;20070307;全文 * |
唐启荣.LDPC编码的研究与硬件实现.《北京邮电大学》.2007,全文. |
Also Published As
Publication number | Publication date |
---|---|
CN102386933A (en) | 2012-03-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103152056B (en) | A kind of quasi-cyclic LDPC code constructing method and device based on protograph | |
CN102394660B (en) | The coding method of the quasi- cyclic extensions parallel encoding LDPC code of block interleaved and encoder | |
CN101662290A (en) | Method and device for generating and coding quasi-cyclic LDPC code | |
CN101753149A (en) | Method for constructing quasi-cyclic low-density parity-check code (QC-LDPC code) | |
Sasidharan et al. | High-rate regenerating codes through layering | |
CN102386933B (en) | Construction method for quasi-cyclic low density parity check (LDPC) code check matrix | |
CN103199877B (en) | Method for constructing and coding structured LDPC (Low Density Parity Check) convolutional codes | |
CN1753315A (en) | Coding method of low density oven odd check code | |
CN103220005A (en) | Method for generating LDPC (Low Density Parity Check) code check matrix and LDPC code coding method | |
CN102891686B (en) | Irregular quasi-cyclic low-density parity check code construction method | |
CN103731157A (en) | Combined constructing method for quasi cyclic-low density parity check codes | |
CN103944585A (en) | Cycle-entropy-based nonbinary quasi-cyclic low density parity check code construction method | |
Zhang et al. | Type-II QC-LDPC codes from multiplicative subgroup of prime field | |
CN108494411B (en) | Construction method of multi-system LDPC code check matrix | |
CN104426553B (en) | The coding method of low-density parity check (LDPC) matrix | |
CN103036577B (en) | A kind of low-density checksum LDPC code coding circuit structure of low complex degree | |
CN113422611B (en) | Highly parallel encoding method of QC-LDPC encoder | |
CN102412845A (en) | Method for constructing quasi-cyclic low-density check code based on Euclidean geometry (EG) | |
CN102594364B (en) | A kind of building method of quasi-cyclic low-density parity check codes and device | |
CN110990188B (en) | Construction method of partial repetition code based on Hadamard matrix | |
Zhu et al. | Array based quasi-cyclic LDPC codes and their tight lower bounds on the lifting degree | |
CN103001648B (en) | Based on the simple coding device and method of the quasi-cyclic LDPC code of FPGA | |
CN109150192B (en) | LDPC code word structure and code word coding method | |
CN107911123B (en) | For the coding method of the low-density parity check code of deep space application | |
CN101877591B (en) | A kind of method and apparatus of binary symmetric source coding |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20151218 Address after: 200050 Shanghai City, Jiading District new area, Yongjing road 1188, building 1, room 1086 Patentee after: Shanghai new Micro Technology Development Co.,Ltd. Address before: 200050 Shanghai Road, Changning, building 505, room 5, building 865, room Patentee before: Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130424 |
|
CF01 | Termination of patent right due to non-payment of annual fee |