CN102355346A - Validity judgment method of clock synchronous source device and device - Google Patents

Validity judgment method of clock synchronous source device and device Download PDF

Info

Publication number
CN102355346A
CN102355346A CN2011103095993A CN201110309599A CN102355346A CN 102355346 A CN102355346 A CN 102355346A CN 2011103095993 A CN2011103095993 A CN 2011103095993A CN 201110309599 A CN201110309599 A CN 201110309599A CN 102355346 A CN102355346 A CN 102355346A
Authority
CN
China
Prior art keywords
source device
message
clock source
delay
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2011103095993A
Other languages
Chinese (zh)
Other versions
CN102355346B (en
Inventor
王斌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ZTE Corp
Original Assignee
ZTE Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ZTE Corp filed Critical ZTE Corp
Priority to CN201110309599.3A priority Critical patent/CN102355346B/en
Publication of CN102355346A publication Critical patent/CN102355346A/en
Priority to PCT/CN2012/079025 priority patent/WO2013053256A1/en
Application granted granted Critical
Publication of CN102355346B publication Critical patent/CN102355346B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/0635Clock or time synchronisation in a network
    • H04J3/0638Clock or time synchronisation among nodes; Internode synchronisation
    • H04J3/0658Clock or time synchronisation among packet nodes
    • H04J3/0661Clock or time synchronisation among packet nodes using timestamps
    • H04J3/0667Bidirectional timestamps, e.g. NTP or PTP for compensation of clock drift and for compensation of propagation delays

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

The invention discloses a validity judgment method of a clock synchronous source device and a device. The validity judgment method is characterized in that: an announce message and a sync message sent by a clock source device is received from a clock device, and a delay_req message is sent to the clock source device; after the clock source device receives the delay_req message, a delay_resp message is replied; and if the situation that the announce message, the sync message and the delay_resp message are time-out is detected by the clock device, then the uplink and downlink two-way of the clock source device is judged to be valid. In the invention, the validity of the source device is judged according to the receiving situation of detection messages, accordingly, the application risk of a 1588 protocol in an actual network environment can be reduced, and the normal network link between a host device and a slave device is ensured.

Description

A kind of clock synchronization source device availability deciding method and device
Technical field
The present invention relates to 1588 Clock Synchronization Technology fields, relate in particular to a kind of clock synchronization source device availability deciding method and device.
Background technology
Accurate clock synchronization protocol (Precision Time Protocol abbreviates PTP as) IEEESTD standard 1588 is one of important technologies in time and Frequency Synchronization control field.
1588 agreements have been stipulated every equipment in FOREIGN_MASTER_TIME_WINDOW (4 announce message time), and announce (notice) message amount of receiving certain source device reaches FOREIGN_MASTER_THRESHOLD (2) and thinks that then the source is stable.Equipment writes down five such sources simultaneously as alternate source.Then through BMC (Best Master Clock Algorithm, optimal clock algorithm) algorithm select wherein best one as current system clock source.When announce message receive time-out, then think circuit generation problem between slave unit and the source device to switch to one best in the Back Up Source immediately.
At present, in the network application of reality, there is following problem: when receiving the announce message, can only prove that downlink transfer is normal, can not guarantee that but uplink is normal.This will cause occurring under the situation of local fault at network, though down direction can be received this source, road of choosing limit priority behind the announce message, it is obstructed that this source, road in fact maybe up direction.At this moment, still have other available sources on the network, but but only can attempt to lock this highest road of priority always, thereby can cause to lock always from end equipment from end equipment.No matter and be that E2E (End-to-End, end-to-end) mode still is P2P (Peer-to-Peer, a point-to-point) mode, as long as link on have single-pass equipment, all this problem can take place.In this case, only use the announce message to judge that the validity in source is inappropriate.This phenomenon possibly cause that the local problem of network is diffused into the whole network near indivedual main equipments, makes relevant can't locking from clockwork, and then makes the application of 1588 agreements on the real network environment big the increasing that have a big risk.
Summary of the invention
The technical problem that the present invention solves provides a kind of clock synchronization source device availability deciding method and device, so that correctly carry out the source device availability deciding.
For solving the problems of the technologies described above, the invention provides a kind of clock synchronization source device availability deciding method,
From notice (announce) message and synchronous (sync) message of clockwork receive clock source device transmission, and to said clock source device transmission lag request (delay_req) message;
After said clock source device receives said delay_req message, reply delayed response (delay_resp) message;
If said to detect said announce message, said sync message and said delay_resp message from clockwork all not overtime, judge that then said clock source device uplink downlink is two-way effectively.
Further, said method also comprises:
If saidly detect said announce message and said sync message is not overtime but said delay_resp message is overtime, judge that then said clock source device down link is unidirectional effectively from clockwork.
Further, said method also comprises:
If said to detect said announce message, said sync message and said delay_resp message from clockwork all overtime, judge that then said clock source device lost efficacy.
Further, said method also comprises:
Saidly judge that from clockwork said clock source device uplink downlink is two-way when effective, said clock source device is added current visible clock source device tabulation.
Further, said method also comprises:
Saidly judge that said clock source device down link is unidirectional effectively, or when losing efficacy, said clock source device delete from the reliable source list of devices, perhaps lost efficacy or demote processing from clockwork.
Further, said method also comprises:
Said from clockwork judge said clock source device down link unidirectional effectively after, carry out following processing:
Report and alarm;
Perhaps, report and alarm carries out two-way conversion to unidirectional mode simultaneously;
Perhaps, report and alarm carries out the switching of clock source device simultaneously.
The present invention also provides a kind of clock synchronization source device availability deciding device, is applied to from clockwork, and said device comprises:
The message receiver module is used for announce message, sync literary composition that the receive clock source device sends, and the delay_resp message;
The message sending module when being used to receive the sync message, sends the delay_req message to said clock source device;
The link detecting module, whether overtime, if all not overtime, judge that then said clock source device uplink downlink is two-way effectively if being used to detect said announce message, said sync message and said delay_resp message.
Further, said link detecting module also is used for:
If detect said announce message and said sync message is not overtime but said delay_resp message is overtime, judge that then said clock source device down link is unidirectional effectively;
If it is all overtime to detect said announce message, said sync message and said delay_resp message, judge that then said clock source device lost efficacy.
Further, said link detecting module also is used for:
Judge that said clock source device uplink downlink is two-way when effective, said clock source device is added current visible clock source device tabulation;
Judge said clock source device down link unidirectional effectively, or when losing efficacy, with the deletion from said current visible clock source device tabulation of said clock source device, or lost efficacy or demote processing.
Further, said link detecting module is used for, judge said clock source device down link unidirectional effectively after, carry out following crash handling:
Report and alarm;
Perhaps, report and alarm carries out two-way conversion to unidirectional mode simultaneously;
Perhaps, report and alarm carries out the switching of clock source device simultaneously.
The present invention carries out overtime judgement through delay_response (delayed response) message that source device is returned to slave unit, does not have overtime and thinks the link single-pass under the situation that the delay_response message is overtime when slave unit detects announce message that source device sends and sync message.What can combine 1588 agreements regulations this moment passes through announce message source stabilization of equipment performance decision method; Determine whether that according to the practical application needs needs add the valid clock source list of devices with this main equipment, like current visible (visible) clock source device tabulation.If overtime situation has taken place, even then receive stable announce message, can not directly be used for selecting main equipment, but carry out the source device switching or transfer use one way mode to coming recovered clock according to using decision.
Compared with prior art, the present invention utilizes the validity of the original message detection resources of agreement equipment, to guarantee that network link is normal between main equipment and the slave unit, owing to utilized the intrinsic type of message of agreement, can additionally not increase bandwidth consumption.Slave unit can the correct choice main equipment or carry out other methods of synchronization and select when this method can guarantee that abnormal conditions such as single-pass appear in network, and the problem of clock source selection mistake can not take place.
Description of drawings
Accompanying drawing described herein is used to provide further understanding of the present invention, constitutes the application's a part, and illustrative examples of the present invention and explanation thereof are used to explain the present invention, do not constitute improper qualification of the present invention.In the accompanying drawings:
Fig. 1 is the sketch map of existing master/backup clock source network;
Fig. 2 is the schematic flow sheet of the clock synchronization source device availability deciding method of the embodiment of the invention.
Embodiment
This execution mode provides a kind of clock synchronization source device availability deciding method; The following technical scheme of concrete employing: when source device switches; When receiving the announce message of certain 1588 clock source devices transmission; Temporarily do not think this source effectively (not using this source to come recovered clock); But normally receive the sync message; And, wait for then receiving the delay_resp message to this source transmission delay_req message.Detecting announce and sync message, and under all not overtime situation of delay_resp message, just thinking link stable (being different from the agreement regulation) only with the overtime mode of judging of announce message.At this moment, think that just this 1588 clock source device is an effective Back Up Source, it is joined participate in source device switching selection calculating in the algorithm formation.
Further, when finding that announce message and sync message are not overtime, and under the overtime situation of delay_resp message, think that then link is no longer stable, equipment need be removed from the valid clock source formation.At this moment, can select to make it to add an One Way mode valid clock source tabulation, supply to select for use under the lower situation of clock synchronization demand.
Adopt the clock synchronization source device availability deciding method of this execution mode to carry out the handling process of network clocking synchronizer, mainly may further comprise the steps:
Steps A .1588 clock source device sends announce and the sync message arrives from clockwork;
Step B. wouldn't add this source the clock source selection tabulation after clockwork is received announce, but by normal mode reception sync message and to 1588 clock source device delay_req messages;
Step C.1588 clock source device is replied the delay_resp message after receiving the delay_req message;
Step D. confirms that wired link is normal up and down after clockwork is received the delay_resp message, will think that this clock source is two-way effectively;
Step e. if 1588 agreement announce messages receive the determination of stability failure, and then this 1588 clock source device lost efficacy;
Step F. the delay_resp message is overtime if take place the announce message to receive normal, then thinks corresponding main equipment off-line or network failure, and then this 1588 clock source device is unidirectional effectively, doing to lose efficacy or degradation is handled;
Step G. then adds the valid clock source tabulation and participates in the selection of BMC algorithm if this 1588 clock source device is reliable clock source;
Step H. then deletes or degradation from the valid clock source tabulation if this 1588 clock source device is not reliable clock source.
And then, adopt said method to judge after the validity, can also further handle, as above report is alert; In addition, if the user thinks that only report and alarm is not enough to satisfy performance requirement, and equipment can be supported one way (unidirectional) mode recovered clock, and the user can make equipment carry out the switching of two way (two-way) to one way automatically through configuration so; If the user do not support one way performance or thinks that it is relatively poor, then can be chosen in the algorithm adding source and effectively judge, directly realize the change action in preferred clock source automatically.
For making the object of the invention, technical scheme and advantage clearer, hereinafter will combine accompanying drawing that embodiments of the invention are elaborated.Need to prove that under the situation of not conflicting, embodiment among the application and the characteristic among the embodiment be combination in any each other.
Present embodiment describes with the example that is embodied as on the network that has a standby clock source.
In conjunction with shown in Figure 1; In general master/backup clock source network; 1588 receive the announce message that send in 1588 clock sources 1 and 1588 clock sources 2 simultaneously from clockwork; The announce message that two clock source devices send is respectively through cloud 1 network and cloud 2 networks, again through the arrival 1588 of cloud 3 networks from clockwork.From clockwork, determine use which source as active clock source according to the BMC algorithm 1588, another then becomes standby clock source (supposing that 1588 clock sources, 1 priority is higher) automatically.Obstructed when cloud 1 link, when clockwork can not be received the announce message that sends in 1588 clock sources 1, then choose 1588 clock sources 2 as active clock source according to the BMC algorithm.
But; If cloud 1 link single-pass; Promptly 1588 clock source devices 1 can only descending transmission announce message, the sync message; 1588 clock source devices 1 can not be received the delay request message that sends from clockwork; Then; Can the generation source from clockwork switching, because the master that comes out according to the BMC algorithm computation will be a clock source device 1 always, this will cause 1588 slave units can't be synchronous with the clock source.
As shown in Figure 2, the present embodiment method mainly may further comprise the steps:
Step 1: 1588 receive the announce and the sync message in 1588 clock sources 1 from clockwork;
Step 2: 1588 wouldn't carry out clock source selection from clockwork, but normally send the delay_req message to source device;
Step 3: 1588 clock source devices receive the delay_req message; If receive then change step 4, do not receive and then change step 5;
Step 4: 1588 clock source devices send the delay_resp message to 1588 from clockwork, and continue execution in step six;
Step 5: 1588 clock source devices are not received the delay_req message, then do not send the delay_resp message, and continue execution in step six;
Step 6:, otherwise change step 8 if 1588 normally receive the delay_resp message from clockwork then change step 7;
Step 7: 1588 carry out announce message Detection of Stability from clockwork; Whether judge exists the announce message overtime; If the packet receiving of announce message is stable; Think that then the clock source is stable; Then 1588 select assigned source equipment is added alternate source tabulation/effectively source tabulation, otherwise change step 8 from clockwork;
Step 8: 1588 select assigned source equipment to be removed from the source tabulation of alternate source tabulation/effectively or demote from clockwork;
Step 9: the BMC algorithm by 1588 agreements regulation carries out the source device selection, returns step 1.
Carry out the source by above step and select, when cloud 1 network failure took place, 1588 just can correctly to reselect source device from clockwork be 1588 clock source devices 2.
In addition, a kind of clock synchronization source device availability deciding device is provided also in the embodiment of the invention, clock synchronization source device availability deciding device is applied to from clockwork, and said device comprises:
The message receiver module is used for announce message, sync literary composition that the receive clock source device sends, and the delay_resp message;
The message sending module when being used to receive the sync message, sends the delay_req message to said clock source device;
The link detecting module, whether overtime, if all not overtime, judge that then said clock source device uplink downlink is two-way effectively if being used to detect said announce message, said sync message and said delay_resp message.
Further, said link detecting module also is used for:
If detect said announce message and said sync message is not overtime but said delay_resp message is overtime, judge that then said clock source device down link is unidirectional effectively;
If it is all overtime to detect said announce message, said sync message and said delay_resp message, judge that then said clock source device lost efficacy.
Further, said link detecting module also is used for:
Judge that said clock source device uplink downlink is two-way when effective, said clock source device is added current visible clock source device tabulation;
Judge said clock source device down link unidirectional effectively, or when losing efficacy, with the deletion from said current visible clock source device tabulation of said clock source device, or lost efficacy or demote processing.
Further, said link detecting module is used for, judge said clock source device down link unidirectional effectively after, carry out following crash handling:
Report and alarm;
Perhaps, report and alarm carries out two-way conversion to unidirectional mode simultaneously;
Perhaps, report and alarm carries out the switching of clock source device simultaneously.
It below only is preferred case study on implementation of the present invention; Be not limited to the present invention; The present invention also can have other various embodiments; Under the situation that does not deviate from spirit of the present invention and essence thereof; Those of ordinary skill in the art can make various corresponding changes and distortion according to the present invention, but these corresponding changes and distortion all should belong to the protection range of the appended claim of the present invention.
Obviously; Those skilled in the art should be understood that; Above-mentioned each module of the present invention or each step can realize with the general calculation device; They can concentrate on the single calculation element; Perhaps be distributed on the network that a plurality of calculation element forms; Alternatively; They can be realized with the executable program code of calculation element; Thereby; They can be stored in the storage device and carry out by calculation element; And in some cases; Can carry out step shown or that describe with the order that is different from here; Perhaps they are made into each integrated circuit modules respectively, perhaps a plurality of modules in them or step are made into the single integrated circuit module and realize.Like this, the present invention is not restricted to any specific hardware and software combination.

Claims (10)

1. a clock synchronization source device availability deciding method is characterized in that,
From notice (announce) message and synchronous (sync) message of clockwork receive clock source device transmission, and to said clock source device transmission lag request (delay_req) message;
After said clock source device receives said delay_req message, reply delayed response (delay_resp) message;
If said to detect said announce message, said sync message and said delay_resp message from clockwork all not overtime, judge that then said clock source device uplink downlink is two-way effectively.
2. the method for claim 1 is characterized in that, said method also comprises:
If saidly detect said announce message and said sync message is not overtime but said delay_resp message is overtime, judge that then said clock source device down link is unidirectional effectively from clockwork.
3. the method for claim 1 is characterized in that, said method also comprises:
If said to detect said announce message, said sync message and said delay_resp message from clockwork all overtime, judge that then said clock source device lost efficacy.
4. like claim 2 or 3 described methods, it is characterized in that said method also comprises:
Saidly judge that from clockwork said clock source device uplink downlink is two-way when effective, said clock source device is added current visible clock source device tabulation.
5. method as claimed in claim 4 is characterized in that, said method also comprises:
Saidly judge that said clock source device down link is unidirectional effectively, or when losing efficacy, said clock source device delete from the reliable source list of devices, perhaps lost efficacy or demote processing from clockwork.
6. method as claimed in claim 2 is characterized in that, said method also comprises:
Said from clockwork judge said clock source device down link unidirectional effectively after, carry out following processing:
Report and alarm;
Perhaps, report and alarm carries out two-way conversion to unidirectional mode simultaneously;
Perhaps, report and alarm carries out the switching of clock source device simultaneously.
7. clock synchronization source device availability deciding device is characterized in that be applied to from clockwork, said device comprises:
The message receiver module is used for announce message, sync literary composition that the receive clock source device sends, and the delay_resp message;
The message sending module when being used to receive the sync message, sends the delay_req message to said clock source device;
The link detecting module, whether overtime, if all not overtime, judge that then said clock source device uplink downlink is two-way effectively if being used to detect said announce message, said sync message and said delay_resp message.
8. device as claimed in claim 7 is characterized in that,
Said link detecting module also is used for:
If detect said announce message and said sync message is not overtime but said delay_resp message is overtime, judge that then said clock source device down link is unidirectional effectively;
If it is all overtime to detect said announce message, said sync message and said delay_resp message, judge that then said clock source device lost efficacy.
9. device as claimed in claim 8 is characterized in that,
Said link detecting module also is used for:
Judge that said clock source device uplink downlink is two-way when effective, said clock source device is added current visible clock source device tabulation;
Judge said clock source device down link unidirectional effectively, or when losing efficacy, with the deletion from said current visible clock source device tabulation of said clock source device, or lost efficacy or demote processing.
10. like claim 8 or 9 described devices, it is characterized in that,
Said link detecting module is used for, judge said clock source device down link unidirectional effectively after, carry out following crash handling:
Report and alarm;
Perhaps, report and alarm carries out two-way conversion to unidirectional mode simultaneously;
Perhaps, report and alarm carries out the switching of clock source device simultaneously.
CN201110309599.3A 2011-10-13 2011-10-13 A kind of validity judgment method of clock synchronous source device and device Active CN102355346B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201110309599.3A CN102355346B (en) 2011-10-13 2011-10-13 A kind of validity judgment method of clock synchronous source device and device
PCT/CN2012/079025 WO2013053256A1 (en) 2011-10-13 2012-07-23 Method and apparatus for determining validity of clock synchronization source device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201110309599.3A CN102355346B (en) 2011-10-13 2011-10-13 A kind of validity judgment method of clock synchronous source device and device

Publications (2)

Publication Number Publication Date
CN102355346A true CN102355346A (en) 2012-02-15
CN102355346B CN102355346B (en) 2018-02-09

Family

ID=45578845

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201110309599.3A Active CN102355346B (en) 2011-10-13 2011-10-13 A kind of validity judgment method of clock synchronous source device and device

Country Status (2)

Country Link
CN (1) CN102355346B (en)
WO (1) WO2013053256A1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013053256A1 (en) * 2011-10-13 2013-04-18 中兴通讯股份有限公司 Method and apparatus for determining validity of clock synchronization source device
CN104113386A (en) * 2014-07-09 2014-10-22 北京东土科技股份有限公司 Method and device for monitoring Ethernet clock synchronization
WO2015078167A1 (en) * 2013-11-29 2015-06-04 中兴通讯股份有限公司 Method and device for determining backup clock source, and computer storage medium
CN106896863A (en) * 2015-12-18 2017-06-27 南京南瑞继保电气有限公司 A kind of embedded system self adaptation setting means
CN109155788A (en) * 2016-05-19 2019-01-04 西门子股份公司 The method of GM clock is quickly reconfigured in TSN network by clear tear down message
CN113746586A (en) * 2020-05-28 2021-12-03 华为技术有限公司 Method and device for managing clock source

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105897393A (en) * 2015-01-26 2016-08-24 杭州迪普科技有限公司 Clock synchronization method and device

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101170373A (en) * 2007-11-27 2008-04-30 上海自动化仪表股份有限公司 Clock synchronization realization method for loop network
CN101262401A (en) * 2007-12-28 2008-09-10 上海自动化仪表股份有限公司 A method for realizing network recovery in loop network
US20090228732A1 (en) * 2005-03-18 2009-09-10 Koninklijke Philips Electronics, N.V. Method for synchronization of network nodes
CN101599894A (en) * 2008-06-04 2009-12-09 华为技术有限公司 Processing method, Apparatus and system with messages containing clock information
CN102006660A (en) * 2010-11-26 2011-04-06 中兴通讯股份有限公司 Time synchronization method and system
WO2011072442A1 (en) * 2009-12-16 2011-06-23 中兴通讯股份有限公司 Method and system for communication between master clock and slave clock
CN102123024A (en) * 2011-03-17 2011-07-13 中兴通讯股份有限公司 Method, system and device for switching and selecting clock source equipment
CN102215101A (en) * 2011-05-31 2011-10-12 中兴通讯股份有限公司 Time synchronization method and device

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102355346B (en) * 2011-10-13 2018-02-09 中兴通讯股份有限公司 A kind of validity judgment method of clock synchronous source device and device

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090228732A1 (en) * 2005-03-18 2009-09-10 Koninklijke Philips Electronics, N.V. Method for synchronization of network nodes
CN101170373A (en) * 2007-11-27 2008-04-30 上海自动化仪表股份有限公司 Clock synchronization realization method for loop network
CN101262401A (en) * 2007-12-28 2008-09-10 上海自动化仪表股份有限公司 A method for realizing network recovery in loop network
CN101599894A (en) * 2008-06-04 2009-12-09 华为技术有限公司 Processing method, Apparatus and system with messages containing clock information
WO2011072442A1 (en) * 2009-12-16 2011-06-23 中兴通讯股份有限公司 Method and system for communication between master clock and slave clock
CN102006660A (en) * 2010-11-26 2011-04-06 中兴通讯股份有限公司 Time synchronization method and system
CN102123024A (en) * 2011-03-17 2011-07-13 中兴通讯股份有限公司 Method, system and device for switching and selecting clock source equipment
CN102215101A (en) * 2011-05-31 2011-10-12 中兴通讯股份有限公司 Time synchronization method and device

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013053256A1 (en) * 2011-10-13 2013-04-18 中兴通讯股份有限公司 Method and apparatus for determining validity of clock synchronization source device
WO2015078167A1 (en) * 2013-11-29 2015-06-04 中兴通讯股份有限公司 Method and device for determining backup clock source, and computer storage medium
CN104113386A (en) * 2014-07-09 2014-10-22 北京东土科技股份有限公司 Method and device for monitoring Ethernet clock synchronization
WO2016004644A1 (en) * 2014-07-09 2016-01-14 北京东土科技股份有限公司 Method and apparatus for monitoring ethernet clock synchronization
CN106896863A (en) * 2015-12-18 2017-06-27 南京南瑞继保电气有限公司 A kind of embedded system self adaptation setting means
CN106896863B (en) * 2015-12-18 2019-12-06 南京南瑞继保电气有限公司 Self-adaptive time synchronization method for embedded system
CN109155788A (en) * 2016-05-19 2019-01-04 西门子股份公司 The method of GM clock is quickly reconfigured in TSN network by clear tear down message
US10892839B2 (en) 2016-05-19 2021-01-12 Siemens Aktiengsellschaft Method for fast reconfiguration of GM clocks in the TSN network by means of an explicit teardown message
CN113746586A (en) * 2020-05-28 2021-12-03 华为技术有限公司 Method and device for managing clock source
CN113746586B (en) * 2020-05-28 2022-12-06 华为技术有限公司 Method and device for managing clock source

Also Published As

Publication number Publication date
WO2013053256A1 (en) 2013-04-18
CN102355346B (en) 2018-02-09

Similar Documents

Publication Publication Date Title
CN102355346A (en) Validity judgment method of clock synchronous source device and device
CN102123024B (en) Method, system and device for switching and selecting clock source equipment
US9628372B2 (en) Data communication apparatus, data communication system, and data communication method
EP2041930B1 (en) Mobile ad-hoc network (manet) and method for implementing multiple paths for fault tolerance
US8004966B2 (en) Efficient management of ring networks
US7471636B2 (en) Methods and apparatus based on message transmission times
EP2781074B1 (en) Communication protocol for energy-harvesting devices
CN101710896B (en) Method and device for detecting link quality
US9954735B2 (en) Realizing graceful restart in IS-IS network
CN103001799A (en) Method and node for achieving redundancy on basis of chain network
JP2009094896A (en) Radio device
JP2008228177A (en) Radio device
CN105790965A (en) Method and device for link switching and line card
US20130336117A1 (en) Distributed processing scheme to support ieee 1588 ptp over multiple ports spanning a lag
CN101119304A (en) Neighbourhood establishing method and router
CN102158335B (en) Method and device for processing time synchronization port
CN103560947A (en) Method and device for avoiding vibration of neighboring relationship of intermediate system
KR101075462B1 (en) Method to elect master nodes from nodes of a subnet
CN110581828B (en) Time synchronization method and device for private network cluster terminal
JP2015106916A (en) Data transmission system and method
CN102694694A (en) Asymmetry detection method and device thereof
CN113821334A (en) Method, device and system for configuring edge side equipment
JP2000082053A (en) Network monitoring device
CN101958812A (en) Link fault detection method and system
Moussa et al. Fault tolerant routing protocols in wireless sensor networks: A decision support tool

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant