CN102195891A - Low-power consumption router with control signal for network on chip - Google Patents
Low-power consumption router with control signal for network on chip Download PDFInfo
- Publication number
- CN102195891A CN102195891A CN201110155812XA CN201110155812A CN102195891A CN 102195891 A CN102195891 A CN 102195891A CN 201110155812X A CN201110155812X A CN 201110155812XA CN 201110155812 A CN201110155812 A CN 201110155812A CN 102195891 A CN102195891 A CN 102195891A
- Authority
- CN
- China
- Prior art keywords
- router
- data
- power consumption
- control signal
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
Description
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201110155812XA CN102195891A (en) | 2011-06-10 | 2011-06-10 | Low-power consumption router with control signal for network on chip |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201110155812XA CN102195891A (en) | 2011-06-10 | 2011-06-10 | Low-power consumption router with control signal for network on chip |
Publications (1)
Publication Number | Publication Date |
---|---|
CN102195891A true CN102195891A (en) | 2011-09-21 |
Family
ID=44603299
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201110155812XA Pending CN102195891A (en) | 2011-06-10 | 2011-06-10 | Low-power consumption router with control signal for network on chip |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102195891A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105188119A (en) * | 2015-09-30 | 2015-12-23 | 上海斐讯数据通信技术有限公司 | Method and device for automatically turning on/off wireless router and wireless router |
CN106095722A (en) * | 2016-06-29 | 2016-11-09 | 合肥工业大学 | A kind of Virtual Channel low consumption circuit being applied to network-on-chip |
-
2011
- 2011-06-10 CN CN201110155812XA patent/CN102195891A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105188119A (en) * | 2015-09-30 | 2015-12-23 | 上海斐讯数据通信技术有限公司 | Method and device for automatically turning on/off wireless router and wireless router |
CN106095722A (en) * | 2016-06-29 | 2016-11-09 | 合肥工业大学 | A kind of Virtual Channel low consumption circuit being applied to network-on-chip |
CN106095722B (en) * | 2016-06-29 | 2018-10-02 | 合肥工业大学 | A kind of Virtual Channel low consumption circuit applied to network-on-chip |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10074053B2 (en) | Clock gating for system-on-chip elements | |
Moraes et al. | HERMES: an infrastructure for low area overhead packet-switching networks on chip | |
Chen et al. | Nord: Node-router decoupling for effective power-gating of on-chip routers | |
Ausavarungnirun et al. | Design and evaluation of hierarchical rings with deflection routing | |
CN101304322B (en) | Network equipment and packet forwarding method | |
Daneshtalab et al. | Memory-efficient on-chip network with adaptive interfaces | |
Daneshtalab et al. | A low-latency and memory-efficient on-chip network | |
Li et al. | The runahead network-on-chip | |
Seitanidis et al. | ElastiStore: Flexible elastic buffering for virtual-channel-based networks on chip | |
Ramanujam et al. | Extending the effective throughput of nocs with distributed shared-buffer routers | |
Jiang et al. | A low-latency and low-power hybrid scheme for on-chip networks | |
Ausavarungnirun et al. | A case for hierarchical rings with deflection routing: An energy-efficient on-chip communication substrate | |
Wang et al. | An approximate multiplane network-on-chip | |
Heißwolf | A scalable and adaptive network on chip for many-core architectures | |
Nasirian et al. | Low-latency power-efficient adaptive router design for network-on-chip | |
Camacho et al. | HPC-mesh: A homogeneous parallel concentrated mesh for fault-tolerance and energy savings | |
Agyeman et al. | An efficient 2d router architecture for extending the performance of inhomogeneous 3d noc-based multi-core architectures | |
Yadav et al. | Multiple-NoC exploration and customization for energy efficient traffic distribution | |
Yan et al. | A high throughput router with a novel switch allocator for network on chip | |
Skeie et al. | Flexible DOR routing for virtualization of multicore chips | |
CN102195891A (en) | Low-power consumption router with control signal for network on chip | |
Lant et al. | Enabling shared memory communication in networks of MPSoCs | |
Gebhardt et al. | Link pipelining strategies for an application-specific asynchronous NoC | |
Peh et al. | On-chip networks for multicore systems | |
Fischer et al. | FlooNoC: A Multi-Tbps Wide NoC for Heterogeneous AXI4 Traffic |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
ASS | Succession or assignment of patent right |
Owner name: SHANGHAI REDNEURONS INFORMATION TECHNOLOGY CO., LT Effective date: 20111205 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20111205 Address after: 200433 Handan Road, Shanghai, No. 220, No. Applicant after: Fudan University Co-applicant after: Shanghai RedNeurons Information Technology Co., Ltd. Address before: 200433 Handan Road, Shanghai, No. 220, No. Applicant before: Fudan University |
|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20110921 |
|
WD01 | Invention patent application deemed withdrawn after publication |