CN102171966A - Method and apparatus for simulating packet delay variation in current network - Google Patents
Method and apparatus for simulating packet delay variation in current network Download PDFInfo
- Publication number
- CN102171966A CN102171966A CN201180000356XA CN201180000356A CN102171966A CN 102171966 A CN102171966 A CN 102171966A CN 201180000356X A CN201180000356X A CN 201180000356XA CN 201180000356 A CN201180000356 A CN 201180000356A CN 102171966 A CN102171966 A CN 102171966A
- Authority
- CN
- China
- Prior art keywords
- network
- existing network
- delay
- cycle
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
- H04L41/14—Network analysis or design
- H04L41/145—Network analysis or design involving simulating, designing, planning or modelling of a network
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
Embodiments of the invention provide a method and an apparatus for simulating Packet Delay Variation (PDV) in a current network. The method includes: a first clock packet including a first time is transmitted, with the period of t, to a slave clock device, so that the slave clock device returns a second clock packet after receiving the first clock packet, wherein the first time is a difference value between the time for transmitting the first clock packet and a first network delay in the current network, the time when the slave clock device receives the first clock packet is a second time, and the time when the slave clock device transmits the second clock packet is a third time; after the second clock packet is received, a fourth time is transmitted to the slave clock device, so that the slave clock device adjusts, according to the first time, the second time, the third time and the fourth time, the slave clock to synchronize with a master clock, wherein the fourth time is a sum of the time when the second clock packet is received and a second network delay in the current network. The embodiments of the invention achieve simulating the PDV procedure in the current network, can perform a PDV test for the current network in a simulation environment, and achieve the feasibility validation for clock algorithms in the current network.
Description
Technical field
The embodiment of the invention relates to communication technical field, relates in particular to a kind of simulation existing network packet delay dither method and device.
Background technology
Along with the development of IP network, present most of communication network has all been realized the IP transmission.Because IP network is an asynchronous network, therefore can't obtain clock by the physical link of IP network.At present, the IP clock realizes that clock synchronization is ripe relatively, but do not support IEEE (Institute of Electrical and Electronics Engineers in intermediary network device, IEEE-USA) under 1588 the situation, need know that (Packet DelayVariation is designated hereinafter simply as: PDV) characteristic could well realize the IP clock synchronization for the IP packet delay shake of transmission network.Wherein, PDV represents to be carved into when message leaves transmitting terminal the receiving terminal delay variation situation of the time of reception, and PDV has reacted the network characteristic of intermediate conveyor process.
Along with the development of modern transmission technology, the transmission network network construction form becomes increasingly complex.Transmission network networking scene commonly used includes microwave transmission network, satellite transmission network, WIFI, ADSL, XDSL, MCWill (Multi-Carrier Wireless Information Local Loop, multi-carrier-wave wireless information local loop), switch etc.The PDV characteristic of transmission network has nothing in common with each other in these networking scene, and is very complicated.For example: in microwave transmission network, the master clock on the ground base station controller is communicated by letter clock information by the local base station of microwave transmission and other (BTS), realizes the clock synchronization from the master clock of clock and base station controller of base station by the clock algorithm; In satellite transmission network, the master clock on the ground base station controller transmits the base station communication local with other via satellite with clock information, realizes the clock synchronization from the master clock of clock and base station controller of base station by the clock algorithm.
Existing technology can be built the environment that existing network is simulated in various transmission network networkings in the laboratory, thereby realizes various transmission networks are carried out the PDV test, whether adapts to the transmission characteristic of existing network with checking clock algorithm.Yet, because the existing network transmission network becomes increasingly complex, make that the cost of building various transmission networks in the laboratory is higher, and for the transmission network of complexity, the environment that build in the laboratory possibly can't be simulated the environment of existing network, causes test data inaccurate.
Summary of the invention
The embodiment of the invention provides a kind of simulation existing network packet delay dither method and device, to realize reducing the cost of PDV test, improves the accuracy of PDV test.
The embodiment of the invention provides a kind of simulation existing network packet delay dither method, comprising:
Being the cycle with t comprises first constantly the first clock bag to sending from clockwork, so that describedly return the second clock bag after clockwork receives the described first clock bag; Described first is the moment of the described first clock bag of transmission and the difference of existing network first network delay constantly; The described moment that receives the described first clock bag from clockwork is second constantly; The described moment that sends described second clock bag from clockwork is the 3rd constantly;
After receiving described second clock bag, sent for the 4th moment from clockwork, so that described synchronous according to described first moment, second moment, the 3rd moment and the adjustment of the 4th moment from clock and master clock from clockwork to described; The described the 4th constantly for receiving the moment and the existing network second network delay sum of described second clock bag;
Described existing network first network delay in each cycle and described existing network second network delay are for being to get access to from existing network successively in the cycle with t.
The embodiment of the invention provides a kind of simulation existing network packet delay jittering device, comprising:
First sending module is used for t that to be the cycle comprise first constantly the first clock bag to sending from clockwork, so that describedly return the second clock bag after clockwork receives the described first clock bag; Described first is the moment of the described first clock bag of transmission and the difference of existing network first network delay constantly; The described moment that receives the described first clock bag from clockwork is second constantly; The described moment that sends described second clock bag from clockwork is the 3rd constantly;
Second sending module, be used to receive described second clock bag after, send the 4th constantly to described from clockwork so that described from clockwork according to described first constantly, second constantly, the 3rd constantly and the 4th adjust constantly synchronous from clock and master clock; The described the 4th constantly for receiving the moment and the existing network second network delay sum of described second clock bag;
Described existing network first network delay in each cycle and described existing network second network delay are for being to get access to from existing network successively in the cycle with t.
The simulation existing network packet delay dither method and the device of the embodiment of the invention, the network delay of existing network inserted the clock equipment that is used for simulating and from clockwork, make the PDV data of existing network in the environment of simulation, to insert playback, realized the process of simulation existing network PDV, can in the environment of simulation, carry out the PDV test thus, to realize the feasibility checking of existing network clock algorithm to existing network.
Description of drawings
In order to be illustrated more clearly in the technical scheme in the embodiment of the invention, the accompanying drawing of required use is done an introduction simply in will describing embodiment below, apparently, accompanying drawing in describing below is some embodiments of the present invention, for those of ordinary skills, under the prerequisite of not paying creative work, can also obtain other accompanying drawing according to these accompanying drawings.
Fig. 1 simulates the flow chart of existing network packet delay dither method embodiment one for the present invention;
Fig. 2 simulates the flow chart of existing network packet delay dither method embodiment two for the present invention;
Fig. 3 is the schematic diagram of the network delay of existing network;
Fig. 4 simulates the schematic diagram of existing network packet delay jittering device embodiment one for the present invention;
Fig. 5 simulates the schematic diagram of existing network packet delay jittering device embodiment two for the present invention.
Embodiment
For the purpose, technical scheme and the advantage that make the embodiment of the invention clearer, below in conjunction with the accompanying drawing in the embodiment of the invention, technical scheme in the embodiment of the invention is clearly and completely described, obviously, described embodiment is the present invention's part embodiment, rather than whole embodiment.Based on the embodiment among the present invention, those of ordinary skills belong to the scope of protection of the invention not making the every other embodiment that is obtained under the creative work prerequisite.
Fig. 1 simulates the flow chart of existing network packet delay dither method embodiment one for the present invention, and as shown in Figure 1, this method comprises:
In order to realize the IP clock synchronization of existing network, the embodiment of the invention provides the method for simulation existing network PDV, and promptly the embodiment of the invention can adopt simple method to simulate existing network PDV, carries out the PDV test then in view of the above, to realize clock synchronization.Make the scene that need not existing network carry out the PDV test thus, also need not to build the scene the same, just can carry out the PDV test existing network with existing network in the laboratory.The purpose of PDV test is the PDV characteristic that adapts to transmission network by various clock algorithms, finally guarantees in the transmission network synchronous from clock and master clock.
Present embodiment is executive agent with the clock equipment.
Clock equipment is the cycle with t, periodically to send the first clock bag from clockwork, wherein comprises first in this first clock bag constantly; This first moment sends the moment of this first clock bag and the difference of existing network first network delay for clock equipment;
After receiving the first clock bag from clockwork, return the second clock bag to clock equipment; Wherein, the moment that receives the first clock bag from clockwork was second moment, and the moment that sends the second clock bag from clockwork was the 3rd moment.
After receiving the first clock bag from clockwork, with second constantly and the difference in first moment as this network delay.In the present embodiment, because clock equipment directly sends to the first clock bag from clockwork, for example in the laboratory, clock equipment can send to the first clock bag from clockwork by netting twine (for example length is 20 centimetres), so clock equipment and from almost there not being time delay between the clockwork, thus, the difference in second moment and first moment equals existing network first network delay.
Wherein, existing network first network delay sends the network delay of message to existing network slave unit reception message for the existing network main equipment, and the network delay that obtains from clockwork is equivalent to the network delay of slave unit reception message the existing network thus.The existing network main equipment for example can be the main control unit of BSC or BSC, and the existing network slave unit for example can be the main control unit of BTS or BTS.
Existing network first network delay in each cycle and existing network second network delay are for being to get access to from existing network successively in the cycle with t.Can be the cycle with t, from existing network, get access to a plurality of existing network first network delays and existing network second network delay.Wherein, described t can be according to the actual conditions value, and the embodiment of the invention does not limit the value of t.
Behind step 102, the reception second clock bag, to sending the 4th from clockwork constantly, so that adjust synchronous according to first moment, second moment, the 3rd moment and the 4th moment from clock and master clock from clockwork.
After clock equipment receives the second clock bag, to sending the 4th from clockwork constantly; Wherein the 4th moment received the moment and the existing network second network delay sum of second clock bag for clock equipment.
Receive the 4th constantly behind the bag from clockwork, with the 4th constantly and the difference in the 3rd moment as this network delay; Wherein, the 3rd constantly is the moment that sends the second clock bag from clockwork.In the present embodiment, owing to directly the second clock bag is sent to clock equipment from clockwork, for example in the laboratory, can the second clock bag be sent to clock equipment by netting twine (for example length is 20 centimetres) from clockwork, so almost do not have time delay between clockwork and the clock equipment, thus, the difference in the 4th moment and the 3rd moment equals existing network second network delay.
Wherein, existing network second network delay is that the existing network slave unit sends message and receives the network delay of message to the existing network main equipment, and the network delay that obtains from clockwork is equivalent to the existing network slave unit transmission message to the network delay of existing network main equipment thus.
From clockwork receive the 4th constantly after, can be according to first constantly, second constantly, the 3rd constantly and the 4th constantly, use the clock algorithm to adjust from clock, so that synchronous from clock and master clock.
Concrete, from clockwork according to first constantly, second constantly, the 3rd constantly and the 4th adjust constantly from the synchronous process of clock and master clock for example can for:
Obtain the circuit time delay D from clock according to formula 1, obtain from the time deviation P of clock and master clock according to formula 2 afterwards, and then synchronous according to time deviation P adjustment with master clock, for example: if obtain time deviation P is 0.2S, then will transfer slow 0.2S, make synchronous from clock and master clock from clock.
Wherein, formula 1 is: D=[(t2-t1)+(t4-t3)]/2;
Formula 2 is: P=t2-t1-D; T1 represents first constantly, and t2 represents second constantly, and t3 represents the 3rd constantly, and t4 represents the 4th constantly, and D represents the circuit time delay, P express time deviation.
In the present embodiment, the network delay of existing network inserted the clock equipment that is used for simulating and from clockwork, make the PDV data of existing network in the environment of simulation, to insert playback, realized the process of simulation existing network PDV, can in the environment of simulation, carry out the PDV test thus existing network.
Fig. 2 simulates the flow chart of existing network packet delay dither method embodiment two for the present invention, and as shown in Figure 2, this method comprises:
The network delay of existing network can be referring to Fig. 3, and Fig. 3 is the schematic diagram of the network delay of existing network; As shown in Figure 3, the BSC in the existing network gives BTS by complicated transmission network with message transmissions, and wherein BSC is the existing network main equipment, and the clock among the BSC is a master clock, and BTS is the existing network slave unit, and the clock among the BTS is from clock.
As shown in Figure 3, master clock sends to t1 information from clock by the Sync message, obtains t2 after clock is received the Sync message, from the time clockwise master clock send the Delay_req message, master clock is issued t4 from clock by the Delay_resp message again.Thus, just obtained t1, t2, t3, the temporal information of t4 from clock.Wherein, from the time clockwise master clock Delay_req message that sends, can carry t3, also can not carry t3.
Wherein, t1 leaves the moment of BSC for the Sync message; T2 arrives the moment of BTS for the Sync message; T3 leaves the moment of BTS for the Delay_req message; T4 arrives the moment of BSC for the Delay_req message; T1, t2, t3, t4 all can be as accurate as nanosecond.T2-t1 is described existing network first network delay, and t4-t3 is described existing network second network delay.
Suppose master clock and synchronous fully, so network delay Delay=[(t2-t1 from clock)+(t4-t3)]/2=[(t4-t1)-(t3-t2)]/2.Can draw thus, whether it doesn't matter fully synchronously with master clock with from clock for network delay Delay, and only with master clock and relevant from the precision of clock own.So can realize the measurement of the time delay time D elay value of the precision clock of nanosecond and nanosecond as long as service precision is the counter of nanosecond, can use FPGA to realize the nanosecond precision.
Obtain the PDV data of existing network, be the Δ t1=t2-t1 that periodically obtains existing network, Δ t2=t4-t3.
Concrete, can obtain existing network first network delay (Δ t1) and described existing network second network delay (Δ t2) in the following manner: on the BTS of far-end or near-end maintenance console, by the message that the BSC that resolves the BTS reception sends, be to obtain existing network first network delay and existing network second network delay cycle with t; Wherein obtain existing network first network delay and existing network second network delay in each cycle.
On the BTS of far-end or near-end maintenance console, resolve the message of the BSC transmission of BTS reception, can know t1, t2, t3 and t4; For example, resolve the Sync message, promptly can know t1, resolve the Delay_resp message and can know t4, and t2 and t3 can be known from BTS, just can obtain existing network first network delay and existing network second network delay thus.
In one-period, existing network may send a plurality of messages, according to these messages, can obtain a plurality of existing network first network delays and a plurality of existing network second network delay; Can from a plurality of existing network first network delays and a plurality of existing network second network delay, choose existing network first network delay respectively then and existing network second network delay is used as adopted value.For example: with the Sync message frequency configuration of giving out a contract for a project is 128*n bag/second, and wherein n is the integer more than or equal to 1, is one-period with 1 second; 128*n point arranged in so per 1 second, promptly can obtain 128*n existing network first network delay and 128*n existing network second network delay, therefrom choose existing network first network delay and existing network second network delay in this cycle then.
From a plurality of existing network first network delays (or existing network second network delay), choose one method can have multiple, for example:
First kind, of from a plurality of existing network first network delays, choosing the numerical value minimum; Second kind, with the mean value of the numerical value of all existing network first network delays in each cycle as first network delay of the existing network in this cycle of choosing; The third removes mean value after maximum and the minimum value as first network delay of the existing network in this cycle with the numerical value of all existing network first network delays in each cycle; The 4th kind, with the minimum value sum of the numerical value of the minimum value of the numerical value of first network delay in each cycle and first network delay 1/2 simultaneously as first network delay of the existing network in this cycle and existing network second network delay, can think in this kind method that promptly the time delay of up direction and down direction is symmetrical.
The method of choosing one from a plurality of existing network second network delays is identical with the method for choosing existing network first network delay.
In simulated environment, for example in laboratory environment, insert the PDV data of playback existing network.Clock equipment in the present embodiment and can be the equipment the laboratory environment from clockwork.Insertion to the uplink and downlink direction specifically describes below.
Up direction (being that clock equipment is to the direction that sends message from clockwork): clock equipment is stamped timestamp t1 when sending sync clock bag ", t1 "=t1 '-Δ t1; When sync clock bag arrives from clockwork, obtain a t2 ' from clockwork; At this moment, the uplink time delay that obtains from clockwork is t2 '-t1 "=t2 '-t1 '+Δ t1;
Down direction (promptly sending the direction of message to clock equipment): when sending Delay_req clock bag, stamp timestamp t3 ' from clockwork, wherein, also can not beat timestamp t3 ' in the Delay_req clock bag from clockwork; When Delay_req clock bag arrived clock equipment, clock equipment obtained a t4 ', and clock equipment is to returning Delay_resp clock bag from clockwork then, and stamps timestamp t4 ", t4 "=t4 '+Δ t2; At this moment, the descending time delay that obtains from clockwork is t4 "-t3 '=t4 '+Δ t2-t3 '.
Wherein, t1 ' sends the moment of Sync clock bag for clock equipment; T2 ' is for receiving the moment of Sync clock bag from clockwork; T3 ' is the moment that sends Delay_req clock bag from clockwork; T4 ' receives the moment of Delay_req clock bag for clock equipment.
Owing to the clock equipment in the present embodiment with from clockwork can be the laboratory environment, so be almost 0 in clock equipment with from the network delay between the clockwork, be t2 '-t1 ' ≈ 0, t4 '-t3 ' ≈ 0, thus, the uplink time delay that obtains from clockwork is Δ t1, and descending time delay is Δ t2; I.e. identical the network delay that obtains from clockwork and the existing network.
When the PDV data of existing network were inserted playback in simulated environment, clock equipment was identical with the cycle of the PDV data of existing network with the cycle from clockwork tranmitting data register bag.That is to say that the PDV data of existing network are to get access in the cycle with t, in simulated environment, be cycle tranmitting data register bag then, and insert corresponding network delay data with t.
The method that the embodiment of the invention provides, can in breadboard environment, simulate the PDV characteristic of existing network, carry out the PDV test to the clock equipment in the present embodiment with from clockwork then, the PDV characteristic that promptly adapts to transmission network by various clock algorithms, final assurance is synchronous from clock and master clock.
The method that the embodiment of the invention provides has following effect:
Can solve to have now and under laboratory environment, build the difficulty that various complicated networkings run into, can also reduce huge Material Cost and the testing cost of building various complicated networkings;
Can realize the collection of PDV data at the BTS of far-end or near-end maintenance console, under laboratory environment, just can realize the clock algorithm PDV jitter test under the complicated transmission group net then, whether the anti-delay jitter ability that can verify IP clock algorithm thus in advance satisfies the existing network requirement, and need not just to pinpoint the problems after this clock algorithm online by the time.
One of ordinary skill in the art will appreciate that: all or part of step that realizes said method embodiment can be finished by the relevant hardware of program command, aforesaid program can be stored in the computer read/write memory medium, this program is carried out the step that comprises said method embodiment when carrying out; Aforesaid storage medium comprises: various media that can be program code stored such as ROM, RAM, magnetic disc or CD.
Fig. 4 simulates the schematic diagram of existing network packet delay jittering device embodiment one for the present invention, and as shown in Figure 4, this device comprises: first sending module 41 and second sending module 43.
First sending module 41 is used for t, and to be the cycle comprise first constantly the first clock bag to sending from clockwork, so that describedly return the second clock bag after clockwork receives the described first clock bag; Described first is the moment of the described first clock bag of transmission and the difference of existing network first network delay constantly; The described moment that receives the described first clock bag from clockwork is second constantly; The described moment that sends described second clock bag from clockwork is the 3rd constantly.
After second sending module 43 is used to receive described second clock bag, sent for the 4th moment from clockwork, so that described synchronous according to described first moment, second moment, the 3rd moment and the adjustment of the 4th moment from clock and master clock from clockwork to described; The described the 4th constantly for receiving the moment and the existing network second network delay sum of described second clock bag.
Wherein, described existing network first network delay in each cycle and described existing network second network delay are for being to get access to from existing network successively in the cycle with t.Existing network first network delay sends message receives message to the existing network slave unit network delay for the existing network main equipment; Existing network second network delay is that described existing network slave unit sends message receives message to described existing network main equipment network delay.
The workflow of each module and operation principle do not repeat them here referring to the description among above-mentioned each method embodiment in the present embodiment.The simulation existing network packet delay jittering device that present embodiment provides can be included in the clock equipment among the said method embodiment, and the simulation existing network packet delay jittering device that present embodiment provides is used to realize Fig. 1 or method embodiment shown in Figure 2.
In the present embodiment, first sending module and second sending module insert the clock equipment that is used for simulating with the network delay of existing network and from clockwork, make the PDV data of existing network in the environment of simulation, to insert playback, realized the process of simulation existing network PDV, can in the environment of simulation, carry out the PDV test thus existing network.
Fig. 5 simulates the schematic diagram of existing network packet delay jittering device embodiment two for the present invention, and on basis embodiment illustrated in fig. 4, this device can also comprise: the acquisition module 45 that is used to obtain existing network first network delay and existing network second network delay.
Choose unit 453 and be used for, choose existing network first network delay and existing network second network delay in this cycle according to described at least one existing network first network delay in each cycle and described at least one existing network second network delay.
Further, choose unit 453 can comprise in the following subelement any one or a plurality of: first subelement 4531, second subelement 4533, the 3rd subelement 4535, the 4th subelement 4537 and the 5th subelement 4539.
The 3rd subelement 4535 is used for mean value with the numerical value of all existing network first network delays in each cycle as first network delay of the existing network in this cycle, with the mean value of the numerical value of all existing network second network delays in each cycle as second network delay of the existing network in this cycle.
The 4th subelement 4537 is used for numerical value with all existing network first network delays in each cycle and removes mean value after maximum and the minimum value as first network delay of the existing network in this cycle, and the numerical value of all existing network second network delays in each cycle is removed mean value after maximum and the minimum value as second network delay of the existing network in this cycle.
The 5th subelement 4539 be used for the minimum value sum of the numerical value of the minimum value of the numerical value of all existing network first network delays in each cycle and all second network delays 1/2 simultaneously as first network delay of the existing network in this cycle and existing network second network delay.
Further, second sending module 43 specifically is used for: obtain the circuit time delay according to formula 1, obtain from the time deviation of clock and master clock according to formula 2, and synchronous according to the time deviation adjustment then from clock and master clock.
Formula 1 is: D=[(t2-t1)+(t4-t3)]/2; Formula 2 is: P=t2-t1-D; Wherein, t1 represents first constantly, and t2 represents second constantly, and t3 represents the 3rd constantly, and t4 represents the 4th constantly, and D represents the circuit time delay, P express time deviation.
The workflow of each module and unit and operation principle do not repeat them here referring to the description among above-mentioned each method embodiment in the present embodiment.The simulation existing network packet delay jittering device that present embodiment provides is used to realize above-mentioned each method embodiment.
In the present embodiment, first sending module and second sending module insert the clock equipment that is used for simulating with the network delay of existing network and from clockwork, make the PDV data of existing network in the environment of simulation, to insert playback, realized the process of simulation existing network PDV, can in the environment of simulation, carry out the PDV test thus existing network.
The embodiment of the invention also provides a kind of simulation existing network packet delay dithering system, and this system comprises that from clockwork and clock equipment wherein Fig. 4 or the arbitrary simulation existing network packet delay jittering device that provides embodiment illustrated in fig. 5 are provided this clock equipment.
The simulation existing network packet delay dithering system that present embodiment provides is used to realize above-mentioned each method embodiment.
In the present embodiment, clock equipment is inserted the clock equipment that is used for simulating with the network delay of existing network and from clockwork, make the PDV data of existing network in the environment of simulation, to insert playback, realized the process of simulation existing network PDV, can in the environment of simulation, carry out the PDV test thus existing network.
It should be noted that at last: above embodiment only in order to technical scheme of the present invention to be described, is not intended to limit; Although with reference to previous embodiment the present invention is had been described in detail, those of ordinary skill in the art is to be understood that: it still can be made amendment to the technical scheme that aforementioned each embodiment put down in writing, and perhaps part technical characterictic wherein is equal to replacement; And these modifications or replacement do not make the essence of appropriate technical solution break away from the spirit and scope of various embodiments of the present invention technical scheme.
Claims (11)
1. a simulation existing network packet delay dither method is characterized in that, comprising:
Being the cycle with t comprises first constantly the first clock bag to sending from clockwork, so that describedly return the second clock bag after clockwork receives the described first clock bag; Described first is the moment of the described first clock bag of transmission and the difference of existing network first network delay constantly; The described moment that receives the described first clock bag from clockwork is second constantly; The described moment that sends described second clock bag from clockwork is the 3rd constantly;
After receiving described second clock bag, sent for the 4th moment from clockwork, so that described synchronous according to described first moment, second moment, the 3rd moment and the adjustment of the 4th moment from clock and master clock from clockwork to described; The described the 4th constantly for receiving the moment and the existing network second network delay sum of described second clock bag;
Described existing network first network delay in each cycle and described existing network second network delay are for being to get access to from existing network successively in the cycle with t.
2. simulation existing network packet delay dither method according to claim 1 is characterized in that:
Described existing network first network delay sends message receives message to the existing network slave unit network delay for the existing network main equipment;
Described existing network second network delay is that described existing network slave unit sends message receives message to described existing network main equipment network delay.
3. simulation existing network packet delay dither method according to claim 2 is characterized in that, obtains described existing network first network delay and described existing network second network delay in the following manner:
Message by the described existing network main equipment of resolving described existing network slave unit reception sends obtains at least one existing network first network delay and at least one existing network second network delay in each cycle;
According to described at least one existing network first network delay in each cycle and described at least one existing network second network delay, choose existing network first network delay and existing network second network delay in this cycle.
4. simulation existing network packet delay dither method according to claim 3, it is characterized in that, described according to described at least one existing network first network delay in each cycle and described at least one existing network second network delay, existing network first network delay in this cycle of choosing and the process of existing network second network delay comprise:
One that selects the numerical value minimum described at least one existing network first network delay in each cycle as first network delay of the existing network in this cycle, and one that selects the numerical value minimum described at least one existing network second network delay in each cycle as second network delay of the existing network in this cycle; Perhaps
With the mean value of the numerical value of all existing network first network delays in each cycle as first network delay of the existing network in this cycle, with the mean value of the numerical value of all existing network second network delays in each cycle as second network delay of the existing network in this cycle; Perhaps
With the mean value of the numerical value of all existing network first network delays in each cycle as first network delay of the existing network in this cycle, with the mean value of the numerical value of all existing network second network delays in each cycle as second network delay of the existing network in this cycle; Perhaps
The numerical value of all existing network first network delays in each cycle is removed mean value after maximum and the minimum value as first network delay of the existing network in this cycle, the numerical value of all existing network second network delays in each cycle is removed mean value after maximum and the minimum value as second network delay of the existing network in this cycle; Perhaps
With the minimum value sum of the numerical value of the minimum value of the numerical value of all existing network first network delays in each cycle and all second network delays 1/2 simultaneously as first network delay of the existing network in this cycle and existing network second network delay.
5. according to the arbitrary described simulation existing network packet delay dither method of claim 2-4, it is characterized in that: described existing network main equipment is the main control unit of base station controller or base station controller; Described existing network slave unit is the main control unit of base transceiver station or base transceiver station.
6. according to the arbitrary described simulation existing network packet delay dither method of claim 1-4, it is characterized in that, described from clockwork according to described first constantly, second constantly, the 3rd constantly and the 4th adjust from clock and the synchronous process of master clock constantly, comprising:
Describedly obtain the circuit time delay according to formula 1, obtain described time deviation from clock and described master clock according to formula 2 from clock, synchronous according to described time deviation adjustment and described master clock then;
Formula 1 is: D=[(t2-t1)+(t4-t3)]/2; Formula 2 is: P=t2-t1-D; Wherein, t1 represents first constantly, and t2 represents second constantly, and t3 represents the 3rd constantly, and t4 represents the 4th constantly, and D represents the circuit time delay, P express time deviation.
7. a simulation existing network packet delay jittering device is characterized in that, comprising:
First sending module is used for t that to be the cycle comprise first constantly the first clock bag to sending from clockwork, so that describedly return the second clock bag after clockwork receives the described first clock bag; Described first is the moment of the described first clock bag of transmission and the difference of existing network first network delay constantly; The described moment that receives the described first clock bag from clockwork is second constantly; The described moment that sends described second clock bag from clockwork is the 3rd constantly;
Second sending module, be used to receive described second clock bag after, send the 4th constantly to described from clockwork so that described from clockwork according to described first constantly, second constantly, the 3rd constantly and the 4th adjust constantly synchronous from clock and master clock; The described the 4th constantly for receiving the moment and the existing network second network delay sum of described second clock bag;
Described existing network first network delay in each cycle and described existing network second network delay are for being to get access to from existing network successively in the cycle with t.
8. simulation existing network packet delay jittering device according to claim 7 is characterized in that:
Described existing network first network delay sends message receives message to the existing network slave unit network delay for the existing network main equipment;
Described existing network second network delay is that described existing network slave unit sends message receives message to described existing network main equipment network delay.
9. simulation existing network packet delay jittering device according to claim 8 is characterized in that, also comprises the acquisition module that is used to obtain described existing network first network delay and described existing network second network delay, and described acquisition module comprises:
Resolution unit is used for the message by the described existing network main equipment transmission of resolving described existing network slave unit reception, obtains at least one existing network first network delay and at least one existing network second network delay in each cycle;
Choose the unit, be used for, choose existing network first network delay and existing network second network delay in this cycle according to described at least one existing network first network delay in each cycle and described at least one existing network second network delay.
10. simulation existing network packet delay jittering device according to claim 9 is characterized in that the described unit of choosing comprises:
First subelement, be used for described at least one existing network first network delay in each cycle and select of numerical value minimum as first network delay of the existing network in this cycle, one that selects the numerical value minimum described at least one existing network second network delay in each cycle as second network delay of the existing network in this cycle; And/or
Second subelement, be used for mean value with the numerical value of all existing network first network delays in each cycle as first network delay of the existing network in this cycle, with the mean value of the numerical value of all existing network second network delays in each cycle as second network delay of the existing network in this cycle; And/or
The 3rd subelement, be used for mean value with the numerical value of all existing network first network delays in each cycle as first network delay of the existing network in this cycle, with the mean value of the numerical value of all existing network second network delays in each cycle as second network delay of the existing network in this cycle; And/or
The 4th subelement, be used for numerical value with all existing network first network delays in each cycle and remove mean value after maximum and the minimum value, the numerical value of all existing network second network delays in each cycle is removed mean value after maximum and the minimum value as second network delay of the existing network in this cycle as first network delay of the existing network in this cycle; And/or
The 5th subelement, be used for the minimum value sum of the numerical value of the minimum value of the numerical value of all existing network first network delays in each cycle and all second network delays 1/2 simultaneously as first network delay of the existing network in this cycle and existing network second network delay.
11. the arbitrary described simulation existing network packet delay jittering device of claim 7-10, it is characterized in that, described second sending module specifically is used for: obtain the circuit time delay according to formula 1, obtain described time deviation according to formula 2 from clock and described master clock, synchronous according to described time deviation adjustment and described master clock then;
Formula 1 is: D=[(t2-t1)+(t4-t3)]/2; Formula 2 is: P=t2-t1-D; Wherein, t1 represents first constantly, and t2 represents second constantly, and t3 represents the 3rd constantly, and t4 represents the 4th constantly, and D represents the circuit time delay, P express time deviation.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/CN2011/072611 WO2011100906A2 (en) | 2011-04-11 | 2011-04-11 | Method and apparatus for simulating packet delay variation in current network |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102171966A true CN102171966A (en) | 2011-08-31 |
| CN102171966B CN102171966B (en) | 2013-03-20 |
Family
ID=44483376
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201180000356.XA Active CN102171966B (en) | 2011-04-11 | 2011-04-11 | Method and apparatus for simulating packet delay jitter in current network |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN102171966B (en) |
| WO (1) | WO2011100906A2 (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103580846A (en) * | 2013-08-23 | 2014-02-12 | 北京东土科技股份有限公司 | Method and system for transmitting precision clock message by spanning non-1588 network |
| CN106211306A (en) * | 2015-04-30 | 2016-12-07 | 华为技术有限公司 | A kind of communication network delay jitter smoothing method, Apparatus and system |
| CN106210708A (en) * | 2015-04-30 | 2016-12-07 | 杭州海康威视数字技术股份有限公司 | The detection method of a kind of picture delay and system |
| CN110971489A (en) * | 2019-12-04 | 2020-04-07 | 盛科网络（苏州）有限公司 | Simulation test method and device for variable deflection based on simulation clock generator |
| WO2023109267A1 (en) * | 2021-12-17 | 2023-06-22 | 中兴通讯股份有限公司 | Information measurement method and apparatus |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103986601B (en) * | 2014-05-16 | 2017-10-10 | 北京东土科技股份有限公司 | A kind of message transmissions time delay acquisition methods and device |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101834712A (en) * | 2010-04-19 | 2010-09-15 | 浙江大学 | Method for realizing accurate time synchronization by utilizing IEEE1588 protocol |
| US7848242B2 (en) * | 2007-06-14 | 2010-12-07 | Agere Systems Inc. | Methods and apparatus for testing adaptive timing characteristics of packet-based timing protocol |
| CN101951312A (en) * | 2010-09-15 | 2011-01-19 | 电信科学技术第五研究所 | E1 link-based bidirectional time-frequency synchronous transmission method and master-slave device |
-
2011
- 2011-04-11 CN CN201180000356.XA patent/CN102171966B/en active Active
- 2011-04-11 WO PCT/CN2011/072611 patent/WO2011100906A2/en active Application Filing
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7848242B2 (en) * | 2007-06-14 | 2010-12-07 | Agere Systems Inc. | Methods and apparatus for testing adaptive timing characteristics of packet-based timing protocol |
| CN101834712A (en) * | 2010-04-19 | 2010-09-15 | 浙江大学 | Method for realizing accurate time synchronization by utilizing IEEE1588 protocol |
| CN101951312A (en) * | 2010-09-15 | 2011-01-19 | 电信科学技术第五研究所 | E1 link-based bidirectional time-frequency synchronous transmission method and master-slave device |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103580846A (en) * | 2013-08-23 | 2014-02-12 | 北京东土科技股份有限公司 | Method and system for transmitting precision clock message by spanning non-1588 network |
| CN103580846B (en) * | 2013-08-23 | 2017-03-01 | 北京东土科技股份有限公司 | A kind of method and system across non-1588 network transmission precision interval clock messages |
| CN106211306A (en) * | 2015-04-30 | 2016-12-07 | 华为技术有限公司 | A kind of communication network delay jitter smoothing method, Apparatus and system |
| CN106210708A (en) * | 2015-04-30 | 2016-12-07 | 杭州海康威视数字技术股份有限公司 | The detection method of a kind of picture delay and system |
| CN106210708B (en) * | 2015-04-30 | 2019-02-01 | 杭州海康威视数字技术股份有限公司 | A kind of detection method and system of picture delay |
| US10389645B2 (en) | 2015-04-30 | 2019-08-20 | Huawei Technologies Co., Ltd. | Communications network delay variation smoothing method, apparatus, and system |
| CN106211306B (en) * | 2015-04-30 | 2020-04-03 | 华为技术有限公司 | Communication network delay jitter smoothing method, device and system |
| CN110971489A (en) * | 2019-12-04 | 2020-04-07 | 盛科网络（苏州）有限公司 | Simulation test method and device for variable deflection based on simulation clock generator |
| WO2023109267A1 (en) * | 2021-12-17 | 2023-06-22 | 中兴通讯股份有限公司 | Information measurement method and apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2011100906A2 (en) | 2011-08-25 |
| CN102171966B (en) | 2013-03-20 |
| WO2011100906A3 (en) | 2012-03-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102171966B (en) | Method and apparatus for simulating packet delay jitter in current network | |
| CN103201971B (en) | For synchronously have the packet switching network that polymerization between node connects master clock and from the method for clock and the synchronizer that is associated | |
| CN106162860A (en) | The method and system of a kind of time synchronized, the network equipment | |
| CN103546268B (en) | The compensation method of a kind of system time and equipment | |
| CN102111258A (en) | Clock synchronization method, equipment and system | |
| CN103168440B (en) | Time path compensation method and device | |
| EP2175675A3 (en) | Radio cell size management | |
| CN104113517A (en) | Timestamp generation method, device and system | |
| CN103210690A (en) | Time synchronization method and system, and node device | |
| CN101330342B (en) | Method for implementing time synchronization protocol using port mirror and apparatus thereof | |
| CN102201983A (en) | Method, terminal and system for measuring asymmetric time delay of transmission link | |
| CN102932083A (en) | Microwave time synchronization method and device | |
| CN106027190B (en) | A kind of clock synchronizing method and device | |
| KR101801801B1 (en) | Slot frame virtualization System and Method for TSCH based industrial wireless network | |
| CN104243079A (en) | Microsecond clock synchronization method for real-time Ethernet | |
| CN114374625A (en) | Time-sensitive network testing method and device, electronic equipment and storage medium | |
| CN112751639B (en) | Time synchronization method, communication equipment and system | |
| Zarick et al. | Transparent clocks vs. enterprise ethernet switches | |
| CN103441833A (en) | Method and system for synchronizing frequency of master unit and frequency of slave unit | |
| Lévesque et al. | PTP++: a precision time protocol simulation model for OMNeT++/INET | |
| JP5913067B2 (en) | Time synchronization system, transmission path delay time correction method, time synchronization device | |
| Senk et al. | Flexible measurement testbed for evaluating Time-Sensitive networking in industrial automation applications | |
| Buschmann et al. | Simulation based timing analysis of FlexRay communication at system level. | |
| CN105119675B (en) | A kind of synchronous method and synchronization system of target device | |
| CN109842456A (en) | A kind of clock synchronizing method based on AFDX network |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |