CN102157187B - 用于管理芯片中的存储器资源的方法与设备 - Google Patents
用于管理芯片中的存储器资源的方法与设备 Download PDFInfo
- Publication number
- CN102157187B CN102157187B CN201110130748.XA CN201110130748A CN102157187B CN 102157187 B CN102157187 B CN 102157187B CN 201110130748 A CN201110130748 A CN 201110130748A CN 102157187 B CN102157187 B CN 102157187B
- Authority
- CN
- China
- Prior art keywords
- memory
- subsystem
- management unit
- region
- dice
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 21
- 238000003860 storage Methods 0.000 claims description 78
- 238000012546 transfer Methods 0.000 claims description 11
- 238000009826 distribution Methods 0.000 claims description 6
- 230000005540 biological transmission Effects 0.000 claims description 4
- 230000008859 change Effects 0.000 claims description 2
- 239000000758 substrate Substances 0.000 abstract description 15
- 238000007726 management method Methods 0.000 description 88
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- 230000000712 assembly Effects 0.000 description 5
- 238000000429 assembly Methods 0.000 description 5
- 238000013461 design Methods 0.000 description 5
- 238000013519 translation Methods 0.000 description 5
- 238000004891 communication Methods 0.000 description 3
- 238000005538 encapsulation Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 241001269238 Data Species 0.000 description 2
- 238000013500 data storage Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000012790 confirmation Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005265 energy consumption Methods 0.000 description 1
- 230000007717 exclusion Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012536 packaging technology Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 238000003466 welding Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
- G11C5/025—Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/0284—Multiple user address space allocation, e.g. using different base addresses
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0646—Configuration or reconfiguration
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/171—Disposition
- H01L2224/1718—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/17181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Engineering & Computer Science (AREA)
- Storage Device Security (AREA)
- Memory System (AREA)
- Multi Processors (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
Claims (14)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/543,351 | 2006-10-05 | ||
US11/543,351 US7477535B2 (en) | 2006-10-05 | 2006-10-05 | 3D chip arrangement including memory manager |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200780042028XA Division CN101542628B (zh) | 2006-10-05 | 2007-07-02 | 包括存储器管理器的3d芯片布置 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102157187A CN102157187A (zh) | 2011-08-17 |
CN102157187B true CN102157187B (zh) | 2014-04-30 |
Family
ID=39271211
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200780042028XA Active CN101542628B (zh) | 2006-10-05 | 2007-07-02 | 包括存储器管理器的3d芯片布置 |
CN201110130748.XA Active CN102157187B (zh) | 2006-10-05 | 2007-07-02 | 用于管理芯片中的存储器资源的方法与设备 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200780042028XA Active CN101542628B (zh) | 2006-10-05 | 2007-07-02 | 包括存储器管理器的3d芯片布置 |
Country Status (5)
Country | Link |
---|---|
US (2) | US7477535B2 (zh) |
CN (2) | CN101542628B (zh) |
GB (2) | GB2479078B (zh) |
TW (1) | TW200822310A (zh) |
WO (1) | WO2008041069A2 (zh) |
Families Citing this family (54)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7352602B2 (en) * | 2005-12-30 | 2008-04-01 | Micron Technology, Inc. | Configurable inputs and outputs for memory stacking system and method |
WO2008076790A2 (en) * | 2006-12-14 | 2008-06-26 | Rambus Inc. | Multi-die memory device |
US8117398B2 (en) * | 2008-01-18 | 2012-02-14 | Texas Instruments Incorporated | Prefetch termination at powered down memory bank boundary in shared memory controller |
US8174103B2 (en) * | 2008-05-01 | 2012-05-08 | International Business Machines Corporation | Enhanced architectural interconnect options enabled with flipped die on a multi-chip package |
US7969009B2 (en) * | 2008-06-30 | 2011-06-28 | Qualcomm Incorporated | Through silicon via bridge interconnect |
US8130527B2 (en) | 2008-09-11 | 2012-03-06 | Micron Technology, Inc. | Stacked device identification assignment |
JP2010080801A (ja) * | 2008-09-29 | 2010-04-08 | Hitachi Ltd | 半導体装置 |
US8045412B2 (en) * | 2008-10-21 | 2011-10-25 | Seagate Technology Llc | Multi-stage parallel data transfer |
US20100174858A1 (en) * | 2009-01-05 | 2010-07-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Extra high bandwidth memory die stack |
US8127185B2 (en) | 2009-01-23 | 2012-02-28 | Micron Technology, Inc. | Memory devices and methods for managing error regions |
US8683164B2 (en) * | 2009-02-04 | 2014-03-25 | Micron Technology, Inc. | Stacked-die memory systems and methods for training stacked-die memory systems |
US8018752B2 (en) | 2009-03-23 | 2011-09-13 | Micron Technology, Inc. | Configurable bandwidth memory devices and methods |
US9779057B2 (en) | 2009-09-11 | 2017-10-03 | Micron Technology, Inc. | Autonomous memory architecture |
US8996836B2 (en) * | 2009-12-18 | 2015-03-31 | Micron Technology, Inc. | Stacked device detection and identification |
TWI397155B (zh) * | 2009-12-24 | 2013-05-21 | Powertech Technology Inc | 形成矽穿孔之多晶片堆疊過程 |
TWI442401B (zh) * | 2009-12-30 | 2014-06-21 | Macronix Int Co Ltd | 共享輸入封裝之三維晶片選取 |
KR101078740B1 (ko) * | 2009-12-31 | 2011-11-02 | 주식회사 하이닉스반도체 | 스택 패키지 및 그의 제조방법 |
US8327225B2 (en) | 2010-01-04 | 2012-12-04 | Micron Technology, Inc. | Error correction in a stacked memory |
US8437163B2 (en) * | 2010-02-11 | 2013-05-07 | Micron Technology, Inc. | Memory dies, stacked memories, memory devices and methods |
US8650414B2 (en) * | 2010-09-24 | 2014-02-11 | Intel Corporation | Logic device having status and control registers for recording the status and controlling the operation of memory slots such that each memory slot is identified using a bus address and port number |
WO2012061633A2 (en) | 2010-11-03 | 2012-05-10 | Netlist, Inc. | Method and apparatus for optimizing driver load in a memory package |
TW201225249A (en) | 2010-12-08 | 2012-06-16 | Ind Tech Res Inst | Stacked structure and stacked method for three-dimensional integrated circuit |
US9218852B2 (en) | 2011-06-30 | 2015-12-22 | Sandisk Technologies Inc. | Smart bridge for memory core |
US8914692B2 (en) * | 2011-08-17 | 2014-12-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | DRAM test architecture for wide I/O DRAM based 2.5D/3D system chips |
US8873320B2 (en) * | 2011-08-17 | 2014-10-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | DRAM repair architecture for wide I/O DRAM based 2.5D/3D system chips |
US9208070B2 (en) | 2011-12-20 | 2015-12-08 | Sandisk Technologies Inc. | Wear leveling of multiple memory devices |
KR101923727B1 (ko) * | 2012-05-24 | 2018-11-29 | 한국전자통신연구원 | 적층형 반도체 모듈 |
US9343449B2 (en) | 2012-07-06 | 2016-05-17 | Nvidia Corporation | Alternative 3D stacking scheme for DRAMs atop GPUs |
US8922243B2 (en) * | 2012-12-23 | 2014-12-30 | Advanced Micro Devices, Inc. | Die-stacked memory device with reconfigurable logic |
US9697147B2 (en) | 2012-08-06 | 2017-07-04 | Advanced Micro Devices, Inc. | Stacked memory device with metadata management |
US9203671B2 (en) * | 2012-10-10 | 2015-12-01 | Altera Corporation | 3D memory based address generator for computationally efficient architectures |
US8916959B2 (en) | 2012-12-20 | 2014-12-23 | International Business Machines Corporation | Packaging structure |
US9135185B2 (en) | 2012-12-23 | 2015-09-15 | Advanced Micro Devices, Inc. | Die-stacked memory device providing data translation |
US9065722B2 (en) | 2012-12-23 | 2015-06-23 | Advanced Micro Devices, Inc. | Die-stacked device with partitioned multi-hop network |
US9170948B2 (en) | 2012-12-23 | 2015-10-27 | Advanced Micro Devices, Inc. | Cache coherency using die-stacked memory device with logic die |
US9201777B2 (en) | 2012-12-23 | 2015-12-01 | Advanced Micro Devices, Inc. | Quality of service support using stacked memory device with logic die |
US9588937B2 (en) | 2013-02-28 | 2017-03-07 | International Business Machines Corporation | Array of processor core circuits with reversible tiers |
US9368489B1 (en) | 2013-02-28 | 2016-06-14 | International Business Machines Corporation | Interconnect circuits at three-dimensional (3-D) bonding interfaces of a processor array |
KR20140147218A (ko) * | 2013-06-19 | 2014-12-30 | 에스케이하이닉스 주식회사 | 메모리 장치 및 이를 포함하는 시스템 |
US9286948B2 (en) | 2013-07-15 | 2016-03-15 | Advanced Micro Devices, Inc. | Query operations for stacked-die memory device |
KR20150018099A (ko) * | 2013-08-09 | 2015-02-23 | 에스케이하이닉스 주식회사 | 적층 반도체 장치 |
US10003675B2 (en) | 2013-12-02 | 2018-06-19 | Micron Technology, Inc. | Packet processor receiving packets containing instructions, data, and starting location and generating packets containing instructions and data |
TWI539565B (zh) * | 2014-01-29 | 2016-06-21 | 森富科技股份有限公司 | 記憶體與記憶體球位焊墊之佈局方法 |
US9583410B2 (en) | 2014-03-21 | 2017-02-28 | International Business Machines Corporation | Volumetric integrated circuit and volumetric integrated circuit manufacturing method |
US9559113B2 (en) | 2014-05-01 | 2017-01-31 | Macronix International Co., Ltd. | SSL/GSL gate oxide in 3D vertical channel NAND |
US10825496B2 (en) | 2014-05-08 | 2020-11-03 | Micron Technology, Inc. | In-memory lightweight memory coherence protocol |
EP3140743B1 (en) | 2014-05-08 | 2021-11-24 | Micron Technology, INC. | Hybrid memory cube system interconnect directory-based cache coherence methodology |
US10453820B2 (en) * | 2018-02-07 | 2019-10-22 | Micron Technology, Inc. | Semiconductor assemblies using edge stacking and methods of manufacturing the same |
US10871992B2 (en) * | 2018-05-30 | 2020-12-22 | Texas Instruments Incorporated | Level two first-in-first-out transmission |
US10579425B1 (en) | 2018-10-04 | 2020-03-03 | International Business Machines Corporation | Power aware scheduling of requests in 3D chip stack |
US12027493B2 (en) * | 2019-11-04 | 2024-07-02 | Xilinx, Inc. | Fanout integration for stacked silicon package assembly |
US11183231B2 (en) | 2019-11-25 | 2021-11-23 | Piecemakers Technology, Inc. | Apparatus for enhancing prefetch access in memory module |
CN110970414A (zh) * | 2019-12-06 | 2020-04-07 | 华天科技(西安)有限公司 | 一种多芯片封装结构及制造方法 |
CN113311997B (zh) * | 2021-05-28 | 2024-03-08 | 上海阵量智能科技有限公司 | 一种存储器选择方法、装置、计算机设备及存储介质 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1459059A (zh) * | 2000-07-18 | 2003-11-26 | 英特尔公司 | 在一个独立执行环境中控制对多个独立存储器的访问 |
Family Cites Families (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5399898A (en) * | 1992-07-17 | 1995-03-21 | Lsi Logic Corporation | Multi-chip semiconductor arrangements using flip chip dies |
US5245441A (en) * | 1991-12-12 | 1993-09-14 | Ruben Murray A | Document imaging processing method and apparatus |
US5590329A (en) * | 1994-02-04 | 1996-12-31 | Lucent Technologies Inc. | Method and apparatus for detecting memory access errors |
US5829034A (en) * | 1996-07-01 | 1998-10-27 | Sun Microsystems, Inc. | Method and apparatus for a coherence transformer with limited memory for connecting computer system coherence domains |
US6064120A (en) * | 1997-08-21 | 2000-05-16 | Micron Technology, Inc. | Apparatus and method for face-to-face connection of a die face to a substrate with polymer electrodes |
US6275916B1 (en) * | 1997-12-18 | 2001-08-14 | Alcatel Usa Sourcing, L.P. | Object oriented program memory management system and method using fixed sized memory pools |
US6473773B1 (en) * | 1997-12-24 | 2002-10-29 | International Business Machines Corporation | Memory management in a partially garbage-collected programming system |
US6393498B1 (en) * | 1999-03-02 | 2002-05-21 | Mentor Arc Inc. | System for reducing processor workloads with memory remapping techniques |
US6708331B1 (en) * | 2000-05-03 | 2004-03-16 | Leon Schwartz | Method for automatic parallelization of software |
US7115986B2 (en) * | 2001-05-02 | 2006-10-03 | Micron Technology, Inc. | Flexible ball grid array chip scale packages |
US7315903B1 (en) * | 2001-07-20 | 2008-01-01 | Palladia Systems, Inc. | Self-configuring server and server network |
US6985976B1 (en) * | 2002-02-22 | 2006-01-10 | Teja Technologies, Inc. | System, method, and computer program product for memory management for defining class lists and node lists for allocation and deallocation of memory blocks |
US7533214B2 (en) * | 2002-02-27 | 2009-05-12 | Microsoft Corporation | Open architecture flash driver |
US6682955B2 (en) * | 2002-05-08 | 2004-01-27 | Micron Technology, Inc. | Stacked die module and techniques for forming a stacked die module |
US7112884B2 (en) * | 2002-08-23 | 2006-09-26 | Ati Technologies, Inc. | Integrated circuit having memory disposed thereon and method of making thereof |
US7098541B2 (en) | 2003-05-19 | 2006-08-29 | Hewlett-Packard Development Company, L.P. | Interconnect method for directly connected stacked integrated circuits |
US20070023877A1 (en) * | 2003-09-10 | 2007-02-01 | Hideo Yamazaki | Chip on flex tape with dimension retention pattern |
US7021938B2 (en) * | 2004-07-20 | 2006-04-04 | Cain John S | Educational kit for teaching construction framing |
US7304373B2 (en) * | 2004-10-28 | 2007-12-04 | Intel Corporation | Power distribution within a folded flex package method and apparatus |
US7235870B2 (en) * | 2004-12-30 | 2007-06-26 | Punzalan Jr Nelson V | Microelectronic multi-chip module |
US7276794B2 (en) * | 2005-03-02 | 2007-10-02 | Endevco Corporation | Junction-isolated vias |
US20060236063A1 (en) * | 2005-03-30 | 2006-10-19 | Neteffect, Inc. | RDMA enabled I/O adapter performing efficient memory management |
US20060289981A1 (en) | 2005-06-28 | 2006-12-28 | Nickerson Robert M | Packaging logic and memory integrated circuits |
JP2007036104A (ja) | 2005-07-29 | 2007-02-08 | Nec Electronics Corp | 半導体装置およびその製造方法 |
US7464225B2 (en) | 2005-09-26 | 2008-12-09 | Rambus Inc. | Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology |
US7917710B2 (en) * | 2006-06-05 | 2011-03-29 | Oracle America, Inc. | Memory protection in a computer system employing memory virtualization |
US20080079808A1 (en) * | 2006-09-29 | 2008-04-03 | Jeffrey Michael Ashlock | Method and device for collection and application of photographic images related to geographic location |
US20080086603A1 (en) * | 2006-10-05 | 2008-04-10 | Vesa Lahtinen | Memory management method and system |
-
2006
- 2006-10-05 US US11/543,351 patent/US7477535B2/en active Active
-
2007
- 2007-07-02 GB GB1108075A patent/GB2479078B/en active Active
- 2007-07-02 CN CN200780042028XA patent/CN101542628B/zh active Active
- 2007-07-02 GB GB0905583A patent/GB2455673B/en not_active Expired - Fee Related
- 2007-07-02 CN CN201110130748.XA patent/CN102157187B/zh active Active
- 2007-07-02 WO PCT/IB2007/001818 patent/WO2008041069A2/en active Application Filing
- 2007-09-05 TW TW096133045A patent/TW200822310A/zh unknown
-
2008
- 2008-12-23 US US12/343,223 patent/US7894229B2/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1459059A (zh) * | 2000-07-18 | 2003-11-26 | 英特尔公司 | 在一个独立执行环境中控制对多个独立存储器的访问 |
Also Published As
Publication number | Publication date |
---|---|
GB2479078A (en) | 2011-09-28 |
TW200822310A (en) | 2008-05-16 |
CN102157187A (zh) | 2011-08-17 |
GB0905583D0 (en) | 2009-05-13 |
GB2479078B (en) | 2011-11-23 |
GB2455673A (en) | 2009-06-24 |
CN101542628B (zh) | 2012-04-18 |
WO2008041069A2 (en) | 2008-04-10 |
US7894229B2 (en) | 2011-02-22 |
WO2008041069A3 (en) | 2008-07-24 |
US20090147557A1 (en) | 2009-06-11 |
US20080084725A1 (en) | 2008-04-10 |
US7477535B2 (en) | 2009-01-13 |
CN101542628A (zh) | 2009-09-23 |
GB201108075D0 (en) | 2011-06-29 |
GB2455673B (en) | 2011-08-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102157187B (zh) | 用于管理芯片中的存储器资源的方法与设备 | |
US20210081312A1 (en) | Shared memory | |
US10469252B2 (en) | Technologies for efficiently managing allocation of memory in a shared memory pool | |
US20200192710A1 (en) | Technologies for enabling and metering the utilization of features on demand | |
US20200241926A1 (en) | Selection and management of disaggregated computing resources | |
CN100573497C (zh) | 一种多核多操作***之间的通信方法及*** | |
CN106648896B (zh) | 一种Zynq芯片在异构称多处理模式下双核共享输出外设的方法 | |
US20210314168A1 (en) | Technologies for providing certified telemetry data indicative of resources utilizations | |
CN101918931A (zh) | 具有集成高速分组交换串行接口的处理器芯片架构 | |
CN108984465A (zh) | 一种消息传输方法及设备 | |
CN101436171B (zh) | 模块化通信控制*** | |
US11228539B2 (en) | Technologies for managing disaggregated accelerator networks based on remote direct memory access | |
US20210120077A1 (en) | Multi-tenant isolated data regions for collaborative platform architectures | |
CN107632951A (zh) | 控制非直接串行连接存储设备的设备及其应用和操作方法 | |
CN117708003A (zh) | 一种基于芯粒的互联***及数据访问方法 | |
EP3757785B1 (en) | Technologies for facilitating remote memory requests in accelerator devices | |
CN105630727A (zh) | 多SoC节点之间的访问方法、装置和*** | |
CN102523265B (zh) | 一种过程数据动态分配mvb控制器和处理数据方法 | |
EP4198728A1 (en) | Method and apparatus to perform workload management in a disaggregated computing system | |
CN104657225B (zh) | 基于OKL4的嵌入式虚拟化平台跨Cell数据传输*** | |
CN107480083A (zh) | 数据存储访问设备 | |
US20220014551A1 (en) | Method and apparatus to reduce risk of denial of service resource acquisition attacks in a data center | |
CN104268121A (zh) | 超大规模芯片及其布局方法、访问寄存器的方法及*** | |
CN118426976A (zh) | 内存扩展***、访问方法及设备、介质和计算机程序产品 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20160120 Address after: Espoo, Finland Patentee after: Technology Co., Ltd. of Nokia Address before: Espoo, Finland Patentee before: Nokia Oyj |
|
TR01 | Transfer of patent right |
Effective date of registration: 20190515 Address after: American New York Patentee after: Origin Asset Group Co., Ltd. Address before: Espoo, Finland Patentee before: Technology Co., Ltd. of Nokia |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20190829 Address after: No. 1, Xingzhu Road, Hsinchu Science Park, Taiwan, China Patentee after: MediaTek.Inc Address before: American New York Patentee before: Origin Asset Group Co., Ltd. |
|
TR01 | Transfer of patent right |