CN102098104B - Method and circuit for realizing hot plug capability of optical channel port - Google Patents
Method and circuit for realizing hot plug capability of optical channel port Download PDFInfo
- Publication number
- CN102098104B CN102098104B CN2010106055457A CN201010605545A CN102098104B CN 102098104 B CN102098104 B CN 102098104B CN 2010106055457 A CN2010106055457 A CN 2010106055457A CN 201010605545 A CN201010605545 A CN 201010605545A CN 102098104 B CN102098104 B CN 102098104B
- Authority
- CN
- China
- Prior art keywords
- sync
- state machine
- circuit
- decision circuitry
- clock signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
- Optical Communication System (AREA)
Abstract
The invention relates to a method and circuit for realizing hot plug capability of an optical channel port. The circuit comprises a synchronous circuit, a sampling circuit and a judging circuit, wherein the synchronous circuit is used for respectively sending a synchronous clock signal to the sampling circuit and the judging circuit, outputting a test signal and sending the test signal to the judging circuit after being sampled through a register; and the judging circuit is used for sending an effective control signal to control the connection of a receiving state machine and a port state machine when the synchronous clock signal and the test signal are effective and the received state of the receiving state machine is an idle state or sending an invalid control signal to control the disconnection of the receiving state machine and the port state machine when at least one path of invalid signal exists in the test signal. According to the invention, the technical problem that a technology for realizing the hot plug capacity of the optical channel port is lack in the prior art is solved; and during the realization of the optical channel, after an optical fiber drops or hot plug occurs due to artificial factors, the data recovery transmission is realized.
Description
Technical field
The present invention relates to computer hardware technology, relate in particular to a kind of circuit and method be used to realizing hot-swapping function of optical fiber passage port.
Background technology
Generation due to some situation during optical-fibre channel realizes can cause optical fiber to come off or the hot plug situation artificially occurs, and does not continue to complete communication but have a kind of circuit can recover the transfer of data that optical fiber comes off in existing technology.
Summary of the invention
Not to be used in existing technology realizing the circuit of hot-swapping function of optical fiber passage port and the technical problem of method in order solving, to the invention provides a kind of circuit and method be used to realizing hot-swapping function of optical fiber passage port.
Technical solution of the present invention:
A kind of method be used to realizing hot-swapping function of optical fiber passage port, its special character is: comprise the following steps:
1] port state machine FC is in the AC state, and port state machine produced useful signal fc_syn and sent to synchronous circuit this moment;
2] that useful signal fc_syn is carried out clock zone is synchronous for synchronous circuit, generates synchronizing clock signals fc_sync_1 and parallel output to decision circuitry and sample circuit;
3] synchronizing clock signals fc_sync_1 forms test signal fc_sync_2 and exports to decision circuitry through the sample circuit sampling; The accepting state machine sends the state of accepting state machine to decision circuitry;
4] synchronizing clock signals fc_sync_1 and test signal fc_sync_2 in decision circuitry relatively and carry out following control:
If it is idle condition that synchronizing clock signals fc_sync_1 and test signal fc_sync_2 are the state of the accepting state machine of useful signal and decision circuitry reception, the effective control signal fc_at_sync control of decision circuitry transmission accepting state machine is connected with port state machine;
If have at least one road invalid signals in synchronizing clock signals fc_sync_1 and test signal fc_sync_2, decision circuitry sends invalid control signal fc_at_sync and controls accepting state machine and port state machine disconnection.This process prescription a port state machine from off-line to a process of reaching the standard grade, that is only the state machine free time, port state machine is again reached the standard grade and is only effectively.
A kind of circuit be used to realizing hot-swapping function of optical fiber passage port, its special character is: comprise synchronous circuit, sample circuit and decision circuitry, described synchronous circuit is used for receiving port state machine and produces useful signal fc_syn and carry out clock zone and synchronously generate synchronizing clock signals fc_sync_1, and synchronizing clock signals fc_sync_1 is sent to respectively sample circuit and decision circuitry
Described sample circuit comprises register, and described synchronizing clock signals fc_sync_1 exports test signal fc_sync_2 and sends to decision circuitry after the register sampling,
When described decision circuitry is used for being connected with test signal fc_sync_2 at synchronizing clock signals fc_sync_1 effectively and the state that receives the accepting state machine send effective control signal fc_at_sync when being idle condition and control the accepting state machine and is connected with port state machine, or send invalid control signal fc_at_sync control accepting state machine and port state machine disconnection when having one road invalid signals at least in synchronizing clock signals fc_sync_1 and test signal fc_sync_2.
Above-mentioned synchronous circuit comprises the two-stage register.
Above-mentioned decision circuitry can be achieved as follows control:
If it is idle condition that synchronizing clock signals fc_sync_1 and test signal fc_sync_2 are the state of the accepting state machine of useful signal and decision circuitry reception, the effective control signal fc_at_sync control of decision circuitry transmission accepting state machine is connected with port state machine;
If have at least one road invalid signals in synchronizing clock signals fc_sync_1 and test signal fc_sync_2, decision circuitry sends invalid control signal fc_at_sync and controls accepting state machine and port state machine disconnection.
The present invention has advantages of:
1, the present invention is by being used for realizing the Method and circuits of hot-swapping function of optical fiber passage port, the method has been described a port state machine from off-line to a process of reaching the standard grade, that is only when the state receiver is in idle condition, port state machine is again reached the standard grade and is only effectively.Thus, after the present invention comes off due to some situation generation optical fiber or hot-swappable situation artificially occurs, can realize that data recover transmission in optical-fibre channel realizes.
Description of drawings
Fig. 1 is electrical block diagram of the present invention.
Embodiment
This circuit has been realized a kind ofly causing for a certain reason optical fiber to come off or damaging and port state machine can not normally be used for when the optical-fibre channel technical transmission data, and the method and circuit have solved this problem.
A kind of method be used to realizing hot-swapping function of optical fiber passage port comprises the following steps:
1] port state machine FC is in the AC state, and port state machine produced useful signal fc_syn and sent to synchronous circuit this moment;
2] that useful signal fc_syn is carried out clock zone is synchronous for synchronous circuit, generates synchronizing clock signals fc_sync_1 and parallel output to decision circuitry and sample circuit;
3] synchronizing clock signals fc_sync_1 forms test signal fc_sync_2 and exports to decision circuitry through the sample circuit sampling; The accepting state machine sends the state of accepting state machine to decision circuitry;
4] synchronizing clock signals fc_sync_1 and test signal fc_sync_2 in decision circuitry relatively and carry out following control:
If it is idle condition that synchronizing clock signals fc_sync_1 and test signal fc_sync_2 are the state of the accepting state machine of useful signal and decision circuitry reception, the effective control signal fc_at_sync control of decision circuitry transmission accepting state machine is connected with port state machine; This process prescription a port state machine from off-line to a process of reaching the standard grade, that is only when the state receiver is in idle condition, port state machine is again reached the standard grade and is only effectively.
If have at least one road invalid signals in synchronizing clock signals fc_sync_1 and test signal fc_sync_2, decision circuitry sends invalid control signal fc_at_sync and controls accepting state machine and port state machine disconnection.
As shown in Figure 1: the circuit that is used for realizing hot-swapping function of optical fiber passage port, comprise synchronous circuit, sample circuit and decision circuitry, synchronous circuit is used for receiving port state machine and produces useful signal fc_syn and carry out clock zone and synchronously generate synchronizing clock signals fc_sync_1, and synchronizing clock signals fc_sync_1 is sent to respectively sample circuit and decision circuitry
Sample circuit comprises register, and described synchronizing clock signals fc_sync_1 exports test signal fc_sync_2 and sends to decision circuitry after the register sampling,
When decision circuitry is used for being connected with test signal fc_sync_2 at synchronizing clock signals fc_sync_1 effectively and the state that receives the accepting state machine send effective control signal fc_at_sync when being idle condition and control the accepting state machine and is connected with port state machine, or send invalid control signal fc_at_sync control accepting state machine and port state machine disconnection when having one road invalid signals at least in synchronizing clock signals fc_sync_1 and test signal fc_sync_2.
In the optical-fibre channel applied environment, circuit is not provided in the situation of hot-swappable optical fiber, the state of accepting state machine is change automatically, when the state transition of accepting state machine is idle condition, and when synchronizing clock signals fc_sync_1 and test signal fc_sync_2 were useful signal, the accepting state machine was connected with port state machine.Synchronous circuit comprises the two-stage register.
Decision circuitry can be achieved as follows control:
If it is idle condition that synchronizing clock signals fc_sync_1 and test signal fc_sync_2 are the state of the accepting state machine of useful signal and decision circuitry reception, the effective control signal fc_at_sync control of decision circuitry transmission accepting state machine is connected with port state machine;
If have at least one road invalid signals in synchronizing clock signals fc_sync_1 and test signal fc_sync_2, decision circuitry sends invalid control signal fc_at_sync and controls accepting state machine and port state machine disconnection.
After this technology main realized coming off due to some situation generation optical fiber or hot-swappable situation is artificially occured, connect the requirement that can continue to complete communication in the situation that recover optical fiber in optical-fibre channel realizes.
Claims (4)
1. method that is used for realizing hot-swapping function of optical fiber passage port is characterized in that: comprise the following steps:
1] port state machine (FC) is in the AC state, and port state machine produced useful signal (fc_syn) and sent to synchronous circuit this moment;
2] that useful signal (fc_syn) is carried out clock zone is synchronous for synchronous circuit, generate synchronizing clock signals (fc_sync_1) then parallel output to decision circuitry and sample circuit;
3] synchronizing clock signals (fc_sync_1) forms test signal (fc_sync_2) and exports to decision circuitry after the sample circuit sampling;
4] decision circuitry is carried out following control according to synchronizing clock signals (fc_sync_1) and the effective status of test signal (fc_sync_2) and the idle condition of accepting state machine:
If synchronizing clock signals (fc_sync_1) is idle condition with the state that test signal (fc_sync_2) is the accepting state machine of useful signal and decision circuitry reception, the decision circuitry effective control signal of transmission (fc_at_sync) control accepting state machine is connected with port state machine;
If have at least one road invalid signals in synchronizing clock signals (fc_sync_1) and test signal (fc_sync_2), decision circuitry sends invalid control signal (fc_at_sync) and controls accepting state machine and port state machine disconnection.
2. circuit that is used for realizing hot-swapping function of optical fiber passage port, it is characterized in that: comprise synchronous circuit, sample circuit and decision circuitry, described synchronous circuit is used for receiving port state machine and produces useful signal (fc_syn) and carry out clock zone and synchronously generate synchronizing clock signals (fc_sync_1), and synchronizing clock signals (fc_sync_1) is sent to respectively sample circuit and decision circuitry
Described sample circuit comprises register, and described synchronizing clock signals (fc_sync_1) is exported test signal (fc_sync_2) and sends to decision circuitry after the register sampling,
Described decision circuitry is used for being connected fc_sync_2 with test signal at synchronizing clock signals (fc_sync_1)) all effectively the time and the state that receives the accepting state machine send effective control signal (fc_at_sync) when being idle condition and control the accepting state machine and is connected with port state machine, or invalid control signal (fc_at_sync) control accepting state machine and the port state machine disconnection of transmission when having one road invalid signals at least in synchronizing clock signals (fc_sync_1) and test signal (fc_sync_2).
3. the circuit be used to realizing hot-swapping function of optical fiber passage port according to claim 2, it is characterized in that: described synchronous circuit comprises the two-stage register.
4. according to claim 2 or 3 described circuit be used to realizing hot-swapping function of optical fiber passage port, it is characterized in that: described decision circuitry can be achieved as follows control:
If synchronizing clock signals (fc_sync_1) is idle condition with the state that test signal (fc_sync_2) is the accepting state machine of useful signal and decision circuitry reception, the decision circuitry effective control signal of transmission (fc_at_sync) control accepting state machine is connected with port state machine;
If have at least one road invalid signals in synchronizing clock signals (fc_sync_1) and test signal (fc_sync_2), decision circuitry sends invalid control signal (fc_at_sync) and controls accepting state machine and port state machine disconnection.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010106055457A CN102098104B (en) | 2010-12-28 | 2010-12-28 | Method and circuit for realizing hot plug capability of optical channel port |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010106055457A CN102098104B (en) | 2010-12-28 | 2010-12-28 | Method and circuit for realizing hot plug capability of optical channel port |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102098104A CN102098104A (en) | 2011-06-15 |
| CN102098104B true CN102098104B (en) | 2013-11-06 |
Family
ID=44130989
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010106055457A Active CN102098104B (en) | 2010-12-28 | 2010-12-28 | Method and circuit for realizing hot plug capability of optical channel port |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102098104B (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008065364A (en) * | 2006-09-04 | 2008-03-21 | Fuji Xerox Co Ltd | Extension system, add-in card, and external device |
| US7639491B2 (en) * | 2006-03-29 | 2009-12-29 | Dell Products, L.P. | Method and apparatus for coupling an optical drive to a chassis |
| CN201910801U (en) * | 2010-12-28 | 2011-07-27 | 中国航空工业集团公司第六三一研究所 | Circuit for realizing hot-swapping function of optical fiber passage port |
-
2010
- 2010-12-28 CN CN2010106055457A patent/CN102098104B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7639491B2 (en) * | 2006-03-29 | 2009-12-29 | Dell Products, L.P. | Method and apparatus for coupling an optical drive to a chassis |
| JP2008065364A (en) * | 2006-09-04 | 2008-03-21 | Fuji Xerox Co Ltd | Extension system, add-in card, and external device |
| CN201910801U (en) * | 2010-12-28 | 2011-07-27 | 中国航空工业集团公司第六三一研究所 | Circuit for realizing hot-swapping function of optical fiber passage port |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102098104A (en) | 2011-06-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10205537B2 (en) | High speed isolated and optical USB | |
| CN100561457C (en) | A kind of system of RS232/RS485 compatibility interface and method thereof | |
| EP1533708A2 (en) | Signal transmitting apparatus and method | |
| CN205081869U (en) | A matrix switched systems for having more form video signal switches | |
| CN104365075A (en) | Simultaneous transmission of clock and bidirectional data over a communication channel | |
| CN102273155A (en) | Data transmission system | |
| CN102318267A (en) | Data communication method, communication equipment and communication system | |
| EP3748512A1 (en) | Method for a slave device for calibrating its output timing, method for a master device for enabling a slave device to calibrate its output timing, master device and slave device | |
| CN201910801U (en) | Circuit for realizing hot-swapping function of optical fiber passage port | |
| CN114442514B (en) | USB3.0/3.1 control system based on FPGA | |
| CN101847135A (en) | Series-connected communication system and communication method thereof | |
| CN102098104B (en) | Method and circuit for realizing hot plug capability of optical channel port | |
| CN103763481B (en) | A kind of high-definition multimedia signal receiver, source device and multimedia system | |
| CN115756144A (en) | Power consumption control device and method and high-speed interconnection interface | |
| CN101577598A (en) | Multiple signal multiplexing and demultiplexing methods, devices and systems | |
| CN1312882C (en) | Duplex link device and method in ether net interface device | |
| CN101626320A (en) | Method and device for detecting loopback of channel | |
| CN101800597B (en) | Method and system for preventing vibration of fiber interface | |
| CN101860712B (en) | Device and method for transmitting camera signals | |
| CN114731167A (en) | Complementary data streams for noise reduction | |
| CN101667951A (en) | Network device and data transmission method thereof | |
| CN103686170A (en) | Short-distance multi-channel video transmission method and device | |
| CN103838693A (en) | Data transmission device and mobile terminal | |
| CN103684935A (en) | Adaptive method and system for photoelectric network port of Ethernet | |
| CN101394328B (en) | Signal transmission method and device based on micro-controller general asynchronous serial port |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20221205 Address after: Room S303, Innovation Building, No. 25, Gaoxin 1st Road, Xi'an, Shaanxi 710075 Patentee after: XI'AN XIANGTENG MICROELECTRONICS TECHNOLOGY Co.,Ltd. Address before: 710068 No. 156 Taibai North Road, Shaanxi, Xi'an Patentee before: 631ST Research Institute OF AVIC |
|
| TR01 | Transfer of patent right |