CN102098059A - Low-density parity check code-based decoding method and implementation device thereof - Google Patents
Low-density parity check code-based decoding method and implementation device thereof Download PDFInfo
- Publication number
- CN102098059A CN102098059A CN2009102002496A CN200910200249A CN102098059A CN 102098059 A CN102098059 A CN 102098059A CN 2009102002496 A CN2009102002496 A CN 2009102002496A CN 200910200249 A CN200910200249 A CN 200910200249A CN 102098059 A CN102098059 A CN 102098059A
- Authority
- CN
- China
- Prior art keywords
- iteration
- density parity
- span
- decoding
- oms
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Error Detection And Correction (AREA)
Abstract
The invention discloses a low-density parity check code-based decoding method, which comprises the following steps of: initializing iteration information and control quantity parameters, performing open mobile system (OMS) check node computation, OMS variable node computation and hard decision decoding to acquire the check result of each check expression, meanwhile, recording the total number of check bit errors, accumulating iterations, repeating the contents till satisfying the normal iteration judgment ending condition or the advanced iteration judgment ending condition, and ending the decoding iteration. The invention also discloses a low-density parity check code-based decoding device, which comprises computing units, an iteration ending control unit, a hard code decision unit and a switching network. The computing units comprise an OMS variable node computing unit and an OMS check node computing unit. The method and the device can effectively reduce the decoding computation quantity in the decoding process, reduce the computing complexity, and meanwhile, reduce the decoding delay time on the premise of keeping the computing performance.
Description
Technical field
The present invention relates to interpretation method and device thereof in a kind of field of wireless communication, relate in particular to a kind of based on low-density checksum interpretation method and implement device thereof.
Background technology
In wireless communication system,, will inevitably introduce distortion and signal decision mistake to the transmission data because transmission channel exists noise, decline, multipath.The signal error that takes place in the transmission is found, corrected to channel coding technology by add redundancy symbol in information sequence, thereby improve the reliability of system.
Low density parity check code (being called for short " LDPC sign indicating number ") decoding is that a kind of performance of Shannon (Shannon) limit of can approaching is than more excellent channel coding/decoding method.The standard Soft decision decoding of LDPC sign indicating number adopts a kind of belief propagation algorithm, is referred to as sum-product algorithm (being called for short " SPA ").Sum-product algorithm makes the LDPC sign indicating number obtain optimum decoding performance, but the hardware implementation complexity of the hyperbolic cotangent function algorithm in the check node calculation is very high.Minimum-sum algorithm (being called for short " MS ") has replaced complicated hyperbolic cotangent function with minimum value function, greatly reduce the decoding algorithm complexity, but performance has bigger loss.Offset (side-play amount) minimum-sum algorithm (be called for short " OMS ") on the basis of MS algorithm, the performance loss of MS algorithm of in check node calculation, having introduced the Offset compensation factors.It has only increased very little implementation complexity and has obtained the performance approaching with the SPA algorithm.
Under AWGN (Additive White Gaussian Noise additive white Gaussian noise) channel, when adopting BPSK (Binary Phase Shift Key binary phase shift keying) modulation, make signal-noise ratio threshold value Y=[y
1, y
2... y
N] be the soft-decision receiving sequence of receiving terminal matched filter output.The OMS decoding algorithm of LDPC sign indicating number is as follows:
(1) initialization:
Wherein, L (q
Ji) be the external information from the variable node to the verification, L (P
i) be initial channel information.
(2) the calculation check node is to the external information of variable node:
L (r wherein
Ji k) be the external information from the check-node to the variable on the log-domain, β is a displacement factor, and satisfies: β>0.
(3) calculate the external information of variable node to check-node:
(4) for all i, ask posterior probability:
L (Q
i k) be the posterior probability on the log-domain.
(5) for all i, carry out hard decision, produce decode results:
(6) repeating step (2) is to (5), k=k+1.Up to
Perhaps reach maximum iteration time, finishing iteration decoding, and select whether to export decode results.
OMS algorithm essence is a kind of iterative decoding algorithm, and message is transmitted between variable node and check-node back and forth, thereby brings in constant renewal in.The iteration stopping condition is in the present OMS decoding algorithm: when iterations reaches maximum iteration time, perhaps know decoding correctly the time by judgement, finishing iteration decoding is the output decode results also.But in some decode procedure, though the decoding iterations reach maximum iteration time can not correct decoding, need a lot of useless decoding computings on the contrary, the problem that causes the hardware power consumption to increase.
Summary of the invention
At the problems referred to above, the present invention proposes a kind of based on low density parity check code decoding method and implement device thereof, can effectively be reduced in the decoding operand in the decode procedure, reduces computational complexity, can under the prerequisite that does not influence operational performance, reduce and decipher time of delay simultaneously.
It is a kind of based on low density parity check code decoding method that the present invention proposes, and comprises following content:
(1), iteration information, controlled quentity controlled variable parameter are carried out initialization;
(2), carry out the computing of OMS check-node, the computing of OMS variable node, Hard decision decoding, obtain the check results of each verification formula, write down the total number of check digit mistake simultaneously, iterations adds up;
(3), repeating step (2), up to satisfying normal termination iteration judgment condition or in advance during the finishing iteration judgment condition, finishing the decoding iteration.
In the step (1), the iteration information initializing is to L (q
Ji 0)
iAnd L (P
i) carry out initialization, controlled quentity controlled variable parameter initialization content comprises iteration count k, maximum iteration time N, time span parameter S pan_1, Span_2 (wherein Span_1<Span_2<N), iterations decision parameter Delta_1, Delta_2 and effective judging threshold Threshold.
In the step (2), iterative decoding process comprise adopt OMS method calculation check node to the external information of variable node, adopt the OMS method calculate variable node to the external information of check-node, ask posterior probability, carry out the hard decision generation decode results and the iterations that adds up.In the process of carrying out hard decision generation decode results, obtain the check results of each verification formula, write down the total number T_err (k) of check digit mistake simultaneously.The calculating formula of iterations of adding up is k=k+1.
In the step (3), normal termination iteration judgment condition is
Perhaps reach maximum iteration time.In advance the finishing iteration judgment condition if the number T_err (k) of check digit mistake satisfies certain judgement of finishing iteration in advance, then finishes to decipher iteration for when Span_2<k≤N in advance.Certain finishing iteration judgment condition in advance that T_err (k) is satisfied need meet the following conditions simultaneously:
①T_err(k)>T_err(k-Span_1)+Delta_1;
②T_err(k)>T_err(k-Span_2)+Delta_2;
③T_err(k)>Threshold;
It is a kind of based on low density parity check code realization of decoding device that the present invention also provides simultaneously, comprises arithmetic element, iteration finishing control unit, decoding hard decision unit and switching network.Wherein, arithmetic element comprises OMS variable node arithmetic element and OMS check-node arithmetic element.
OMS variable node arithmetic element, the OMS variable node of finishing in the decoding algorithm upgrades.
OMS check-node arithmetic element, the OMS check-node of finishing in the decoding algorithm upgrades.
Iteration finishing control unit, whether the iterations in the control decode procedure finishes according to the judgement of normal termination iteration and two conditional decision decodings of finishing iteration judgement in advance.
Decoding hard decision unit carries out hard decision to the message in each iterative process, produces decode results, obtains the check results of each verification formula simultaneously, the total number of calculation check bit-errors.
Switching network, the renewal result of OMS variable node arithmetic element and OMS check-node arithmetic element exchanges mutually by switching network.
According to provided by the invention based on low density parity check code decoding method and implement device thereof, iteration can predict in early days can not correct decoding situation and finishing iteration in advance.This technical method complexity is low and be easy to hardware and realize.Can under the prerequisite that does not influence performance, reduce the decoding operand, and reduce to decipher time of delay.
Description of drawings
Fig. 1 is a kind of based on the low density parity check code decoding method basic flow sheet
A kind of structural representation of Fig. 2 based on the low density parity check code code translator
Fig. 3 is based on the ber curve figure of the embodiment of low density parity check code decoding method
Fig. 4 adopts the iterations correlation curve figure of standard OMS algorithm and embodiment of the present invention
Specific embodiments
Below in conjunction with each accompanying drawing to a kind ofly being described in detail of proposing in the content of the present invention based on low density parity check code decoding method and implement device thereof:
Fig. 1 is the flow chart based on low density parity check code decoding method, and its concrete implementation step is:
At first, iteration information and controlled quentity controlled variable parameter etc. is carried out initialization, iteration information is to L (q
Ji 0)
iAnd L (P
i).The controlled quentity controlled variable parameter comprises iteration count k, maximum iteration time N, time span parameter S pan_1, Span_2 (wherein Span_1<Span_2<N), iterations decision parameter Delta_1, Delta_2 and effective judging threshold Threshold.
Secondly, carry out the computing of OMS check-node, the computing of OMS variable node, Hard decision decoding, obtain the check results of each verification formula, write down the total number of check digit mistake simultaneously, iterations adds up.Iterative decoding process comprise adopt OMS method calculation check node to the external information of variable node, adopt the OMS method calculate variable node to the external information of check-node, ask posterior probability, carry out the hard decision generation decode results and the iterations that adds up.In the process of carrying out hard decision generation decode results, obtain the check results of each verification formula, write down the total number T_err (k) of check digit mistake simultaneously.The calculating formula of iterations of adding up is k=k+1.
The iteration decoding treatment process when satisfying normal termination iteration judgment condition or shifting to an earlier date the finishing iteration judgment condition, finishes the decoding iteration.
In the device that adopts above-mentioned implementation method, as Fig. 2 based on as shown in the low density parity check code realization of decoding structure drawing of device, the OMS variable node that the variable node arithmetic element is finished in the decoding algorithm upgrades, and the check-node that OMS check-node arithmetic element is finished in the decoding algorithm upgrades.The renewal result of the two exchanges mutually by switching network.Decoding hard decision unit carries out hard decision to the message in each iterative process, produces decode results, obtains the check results of each verification formula simultaneously, the total number of calculation check bit-errors.Iterations in the decode procedure is by iteration finishing control unit controls, determines according to the judgement of normal termination iteration and two conditions of finishing iteration judgement in advance whether decoding finishes or proceed.
Fig. 3 has provided a kind of ber curve figure based on an embodiment who hangs down the operand low density parity check code decoding method provided by the invention, has listed file names with the ber curve that adopts standard OMS algorithm among the figure.In this embodiment, the code length of LDPC sign indicating number is 2304, adopt the decoding of OMS algorithm, the offset factor of OMS algorithm is 0.1, and initiation parameter is: maximum iteration time: N=30, time span parameter: Span_1=3, Span_2=6, iterations decision parameter: Delta_1=15, Delta_2=15, effectively judging threshold: Threshold=180.As can be seen from Figure 3, provided by the inventionly a kind ofly do not influence decoding performance substantially based on low operand low density parity check code decoding method.
Fig. 4 is the average iterations curve of embodiment among Fig. 3, has provided the average iterations curve that adopts standard OMS algorithm among Fig. 4 simultaneously.As can be seen from Figure 4, provided by the inventionly a kind ofly effectively reduced the interative computation number of times, reduced the decoding operand, had the technique effect of highly significant based on low operand low density parity check code decoding method.
Claims (9)
1. one kind based on low density parity check code decoding method, it is characterized in that comprising following content:
(1), iteration information, controlled quentity controlled variable parameter are carried out initialization;
(2), carry out the computing of OMS check-node, the computing of OMS variable node, Hard decision decoding, obtain the check results of each verification formula, write down the total number of check digit mistake simultaneously, iterations adds up;
(3), repeating step (2), up to satisfying normal termination iteration judgment condition or in advance during the finishing iteration judgment condition, finishing the decoding iteration.
2. as claimed in claim 1 a kind of based on low density parity check code decoding method, it is characterized in that: described iteration information initializing is to L (q
Ji 0) i and L (P
i) carry out initialization.
3. as claimed in claim 1 a kind of based on low density parity check code decoding method, it is characterized in that: described controlled quentity controlled variable parameter initialization content comprises iteration count k, maximum iteration time N, time span parameter S pan_1, Span_2 (wherein Span_1<Span_2<N), iterations decision parameter Delta_1, Delta_2 and effectively judging threshold Threshold.
4. as claim 1 or 3 described a kind of based on low density parity check code decoding method, it is characterized in that: described time span parameter S pan_1, Span_2 is Span_1<Span_2<N.
5. as claimed in claim 1 a kind of based on low density parity check code decoding method, it is characterized in that: in the process of carrying out hard decision generation decode results, obtain the check results of each verification formula, write down the total number T_err (k) of check digit mistake simultaneously.
6. as claimed in claim 1 a kind of based on low density parity check code decoding method, it is characterized in that: the calculating formula of the iterations that adds up is k=k+1.
7. as claimed in claim 1 a kind of based on low density parity check code decoding method, it is characterized in that: normal termination iteration judgment condition is
Perhaps reach maximum iteration time.
8. as claimed in claim 1 a kind of based on low density parity check code decoding method, it is characterized in that: the finishing iteration judgment condition is Span_2<k≤N in advance, the number T_err (k) of check digit mistake meets the following conditions simultaneously simultaneously, then finishes the decoding iteration in advance:
T_err(k)>T_err(k-Span_1)+Delta_1;
T_err(k)>T_err(k-Span_2)+Delta_2;
T_err(k)>Threshold。
9. one kind based on low density parity check code realization of decoding device, comprise arithmetic element, iteration finishing control unit, decoding hard decision unit and switching network, it is characterized in that: described arithmetic element comprises OMS variable node arithmetic element and OMS check-node arithmetic element.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2009102002496A CN102098059A (en) | 2009-12-10 | 2009-12-10 | Low-density parity check code-based decoding method and implementation device thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2009102002496A CN102098059A (en) | 2009-12-10 | 2009-12-10 | Low-density parity check code-based decoding method and implementation device thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
CN102098059A true CN102098059A (en) | 2011-06-15 |
Family
ID=44130948
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2009102002496A Pending CN102098059A (en) | 2009-12-10 | 2009-12-10 | Low-density parity check code-based decoding method and implementation device thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102098059A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104796156A (en) * | 2014-01-20 | 2015-07-22 | 联想(北京)有限公司 | LDPC (low density parity check) decoder and LDPC decoding method |
CN112087236A (en) * | 2016-03-17 | 2020-12-15 | 慧荣科技股份有限公司 | Low density parity check decoder and method for saving power thereof |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101262231A (en) * | 2008-04-25 | 2008-09-10 | 浙江大学 | A decoding method for block low-density check code and reconstruction of multi-mode decoder |
CN101577607A (en) * | 2008-05-07 | 2009-11-11 | 中国科学院微电子研究所 | Normalized min-sum decoding method capable of early ending iteration |
-
2009
- 2009-12-10 CN CN2009102002496A patent/CN102098059A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101262231A (en) * | 2008-04-25 | 2008-09-10 | 浙江大学 | A decoding method for block low-density check code and reconstruction of multi-mode decoder |
CN101577607A (en) * | 2008-05-07 | 2009-11-11 | 中国科学院微电子研究所 | Normalized min-sum decoding method capable of early ending iteration |
Non-Patent Citations (1)
Title |
---|
李刚 等: "一种准循环LDPC解码器的设计与实现", 《微电子学与计算机》 * |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104796156A (en) * | 2014-01-20 | 2015-07-22 | 联想(北京)有限公司 | LDPC (low density parity check) decoder and LDPC decoding method |
CN104796156B (en) * | 2014-01-20 | 2019-01-15 | 联想(北京)有限公司 | LDPC decoder and LDPC coding/decoding method |
CN112087236A (en) * | 2016-03-17 | 2020-12-15 | 慧荣科技股份有限公司 | Low density parity check decoder and method for saving power thereof |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103888148B (en) | A kind of LDPC code Hard decision decoding method of dynamic threshold bit reversal | |
CN100486118C (en) | Minimal sum decoding method based on grading excursion correction | |
CN109257148B (en) | Polarization code BP decoding method based on Gaussian approximate threshold judgment | |
US9215457B2 (en) | Method and system for communicating multimedia using reconfigurable rateless codes and decoding in-process status feedback | |
CN100539440C (en) | Low density odd-even check code iterative sequencing statistical decoding method | |
CN110995278B (en) | Improved polarity code serial elimination list bit overturning decoding method and system | |
CN109921804B (en) | Self-adaptive fusion serial offset list polarization code decoding method and system | |
CN101345601B (en) | Interpretation method and decoder | |
CN101132252B (en) | Quantified minimizing and coding method for low-density parity code | |
CN101577607B (en) | Normalized min-sum decoding method capable of early ending iteration | |
CN103973314A (en) | Signal coding and decoding method based on LDPC, receiving end and sending end | |
CN102111241B (en) | Method for stopping LDPC iterative decoding in advance | |
CN101273531B (en) | Improved TURBO-decoding information transmission method, apparatus and system of low density parity check code | |
CN101562456A (en) | Code assisting frame synchronizing method based on soft decoding information of low-density parity check codes | |
CN106656208A (en) | Concatenated code method of symbol-level hard decision iteration decoding correcting synchronization errors | |
Sørensen et al. | Rateless feedback codes | |
CN101807929B (en) | Minimum sum decoding method of selective annealing of low density parity check code | |
CN106656209B (en) | Cascade code method for correcting synchronous errors by adopting iterative decoding | |
CN108063623B (en) | Serial elimination decoding method of Polar code for reducing complexity | |
CN104184480B (en) | A kind of LDPC for reducing complexity improves interpretation method | |
CN101552613B (en) | Low density check code decoding method based on outer information symbol variation | |
CN102098059A (en) | Low-density parity check code-based decoding method and implementation device thereof | |
CN106788458B (en) | Hard decision-oriented forward and backward estimation method for insertion deletion and substitution errors | |
CN101350695B (en) | Method and system for decoding low density parity check code | |
CN103117750A (en) | Error probability estimation method of low-density parity check codes |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20110615 |