CN101872288A - Solid-state hard drive and operation frequency control method - Google Patents

Solid-state hard drive and operation frequency control method Download PDF

Info

Publication number
CN101872288A
CN101872288A CN201010131303A CN201010131303A CN101872288A CN 101872288 A CN101872288 A CN 101872288A CN 201010131303 A CN201010131303 A CN 201010131303A CN 201010131303 A CN201010131303 A CN 201010131303A CN 101872288 A CN101872288 A CN 101872288A
Authority
CN
China
Prior art keywords
memory storage
working load
monitoring module
access
hard drive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201010131303A
Other languages
Chinese (zh)
Inventor
王国鸿
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MediaTek Inc
Original Assignee
MediaTek Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by MediaTek Inc filed Critical MediaTek Inc
Publication of CN101872288A publication Critical patent/CN101872288A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0653—Monitoring storage devices or systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0625—Power saving in storage systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0629—Configuration or reconfiguration of storage systems
    • G06F3/0634—Configuration or reconfiguration of storage systems by changing the state or mode of one or more devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device
    • G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)
  • Memory System (AREA)
  • Debugging And Monitoring (AREA)

Abstract

A kind of solid-state hard drive and operation frequency control method.Described solid-state hard drive comprises memory storage and controller.Memory storage comprises a plurality of storage unit that are used for stored data bit; Controller is coupled to memory storage, according to the clock signal accessing storage devices, estimates the working load of memory storage, and the frequency of adjusting clock signal according to the working load that has estimated.Above-described solid-state hard drive and operation frequency control method can be controlled the operating frequency of SSD driver according to system's work-load, thereby reduce system power consumption, and improve the performance of system.

Description

Solid-state hard drive and operation frequency control method
Technical field
The invention relates to a kind of solid-state hard drive, and particularly about a kind of solid-state hard drive and operation frequency control method.
Background technology
Computer system arrives data storage among dissimilar storage mediums and the device.This storage medium and device can be regarded as non-volatile (nonvolatile), even and when power supply disconnects (turn off), the storage data that also can continue.A hard disk that example is a computer system of Nonvolatile memory devices.Memory storage also can comprise and non-(hereinafter referred to as NAND) flash memory and solid state hard disc (solid state disk is designated hereinafter simply as SSD).Storage medium then can comprise by the actual disk of memory storage institute access or tape (platter).Operating system (operating system is designated hereinafter simply as OS) can be required to carry out some actions, for example, reads and writes ad-hoc location in the storage medium by processor.
Because non-volatile flash memory has been widely used among many electronic products as mass storage device, therefore, access (simultaneous access) develops thereupon to non-volatile flash memory the time by a plurality of main frames.Yet under this situation, along with the increase of the host module quantity of access non-volatile flash memory, total power consumption also increases greatly.For the performance of improving system and further reduce power consumption, need a kind of method of controlling SSD driver operating frequency according to system's work-load.
Summary of the invention
In view of this, the spy provides following technical scheme:
Embodiments of the present invention provide a kind of solid-state hard drive, comprise: memory storage comprises a plurality of storage unit that are used for stored data bit; And controller, be coupled to memory storage, according to the clock signal accessing storage devices, estimate the working load of memory storage, and the frequency of adjusting clock signal according to the working load that has estimated.
Embodiments of the present invention provide a kind of operation frequency control method in addition, be used to control the operating frequency of solid-state hard drive, described operation frequency control method comprises: according to the characteristic of at least one accessing operation of memory storage, estimate the working load of memory storage; And the operating frequency of adjusting solid-state hard drive according to the working load that has estimated, wherein, when the working load that has estimated of memory storage is lower than predetermined low threshold value, reduce operating frequency, and when the working load that has estimated of memory storage exceeds predetermined high threshold, increase operating frequency.
Above-described solid-state hard drive and operation frequency control method can be controlled the operating frequency of solid-state hard drive according to system's work-load, reduce system power consumption, thus maximum power efficiency and improve the overall performance of system whereby.
Description of drawings
Fig. 1 is the synoptic diagram according to the SSD driver of first embodiment of the invention.
Fig. 2 is the synoptic diagram of the SSD driver of another embodiment according to the present invention.
Fig. 3 is the process flow diagram of method of the control SSD driver operating frequency of another embodiment according to the present invention.
Fig. 4 is the process flow diagram of method of the estimation working load of another embodiment according to the present invention.
Fig. 5 is the process flow diagram of method of the estimation working load of another embodiment according to the present invention.
Fig. 6 is the process flow diagram of method of the estimation working load of another embodiment according to the present invention.
Fig. 7 is the process flow diagram of method of the estimation working load of another embodiment according to the present invention.
Fig. 8 is the process flow diagram of method of the estimation working load of another embodiment according to the present invention.
Fig. 9 is the process flow diagram of method of the estimation working load of another embodiment according to the present invention.
Embodiment
In the middle of this instructions and claims, used some vocabulary to refer to specific element.Those skilled in the art should understand, and hardware manufacturer may be called same element with different nouns.This specification and claims not with the difference of title as the mode of distinguishing element, but with the difference of element on function as the criterion of distinguishing.Therefore be an open term mentioned " comprising " in the middle of instructions and the claim in the whole text, should be construed to " comprise but be not limited to ".In addition, " couple " speech and comprise any indirect means that are electrically connected that directly reach at this.Therefore, be coupled to second device, then represent first device can directly be electrically connected in second device, or be electrically connected to second device indirectly by other device or connection means if describe first device in the literary composition.
Fig. 1 is the synoptic diagram according to the SSD driver 100 of first embodiment of the invention.SSD driver 100 comprises controller 101 and memory storage 102.Memory storage 102 comprises a plurality of storage unit that are used for stored data bit.According to the embodiment of the present invention, memory storage 102 can be regarded as Nonvolatile memory devices, for example, and the SSD storer.Controller 101 is coupled to memory storage 102, is used for managing storage 102.According to the embodiment of the present invention, controller 101 is estimated the working load of memory storage 102 according to clock signal accessing storage devices 102, and the frequency of adjusting clock signal according to the working load that has estimated.
Controller 101 comprises host interface 111, processor 112, flash controller 113, impact damper 114, clock controller 115, error-detecting and correction (Error Checking and Correcting, be designated hereinafter simply as ECC) engine 116, clock source 117 and timer 118, wherein, in some embodiments, timer 118 can be realized by real-time clock (Real Time Clock is designated hereinafter simply as RTC).Host interface 111 connects (interface) to main frame 103 with SSD driver 100.In general, main frame is to be defined by system or the subsystem of data storage in memory storage 102.Host interface 111 receives access from main frame 103 and requires (for example, reading to require or write requirement).Processor 112 is coupled to host interface 111, receives described access requirement from host interface 111, and produces corresponding access command, comes the accessing operation of control store device 102.The data that 116 pairs in ECC engine is stored in the memory storage 102 are carried out error-detecting and correction.Impact damper 114 can be to be used for the memory storage of any kind of buffered data, for example, and dynamic RAM (dynamic random access memory is designated hereinafter simply as DRAM).Clock controller 115 is 117 reception oscillator signals from the clock source, and produce the clock signal of the module that is used for controller 101.It should be noted that clock source 117 can be the oscillator or the clock generating source of any kind, and for disparate modules, clock signal can there be different frequencies.Therefore, the present invention is not limited to this.Host interface 111, processor 112, flash controller 113, impact damper 114 and ECC engine 116 move according to clock signal.
According to the embodiment of the present invention, controller 101 can further comprise monitoring module 120.Monitoring module 120 is used to monitor the access that is used for memory storage 102 and requires and access command, the characteristic of decision access requirement and access command, estimate the working load of memory storage 102, and the generation clock control signal, to adjust the frequency of clock signal according to the working load that has estimated.For example, monitoring module 120 can determine access requirement and access command will make memory storage 102 be in heavy industry to make load (heavywork load) and still be in light work load (light work load), and, adjust the frequency of clock signal according to determination result generation clock control signal.Note that clock control signal also can be produced by processor 112 according to the working load that has estimated, the present invention is not limited to this.Clock controller 115 comes clocking according to clock control signal, to increase or to reduce clock frequency according to the working load that has estimated.When determining memory storage 102 is when being in heavy industry work load, can increase clock frequency, responds the access requirement fast.When determining memory storage 102 is when being in the light work load, can reduce clock frequency, saves power.
According to the embodiment of the present invention, monitoring module 120 can be realized by software, firmware, hardware or its any combination.Among different embodiments of the present invention, monitoring module 120 also can be arranged on the outside of processor 112.Fig. 2 is the synoptic diagram of the SSD driver 200 of another embodiment according to the present invention.For for purpose of brevity, repeat no more the details of controller 201 here, relevant portion please refer to above-mentioned description to Fig. 1 middle controller 101.According to the embodiment of the present invention, controller 201 comprises host work load monitoring module 130 and flash memory working load monitoring module 140.Host work load monitoring module 130 is coupled to host interface 111, monitors the task of being distributed by main frame 103, and the working load of estimating memory storage 102 accordingly.Flash memory working load monitoring module 140 is coupled to flash controller 113, monitors the operation of memory storage 102, and estimates working load accordingly.In embodiments of the present invention, host work load monitoring module 130 or flash memory working load monitoring module 140 can produce clock control signal, to adjust the frequency of clock signal according to the working load that has estimated.Yet, note that clock control signal also can be produced by processor 122 according to the working load that has estimated, therefore, the present invention is not limited to this.According to the embodiment of the present invention, host work load monitoring module 130 and flash memory working load monitoring module 140 also can be realized by software, firmware, hardware or its any combination.
Fig. 3 is the process flow diagram of method of the control SSD driver operating frequency of another embodiment according to the present invention.When receiving at least one access command of corresponding accessing operation, monitoring module 120 (perhaps host work load monitoring module 130 and/or flash memory working load monitoring module 140) is estimated the working load (step S301) of memory storage 102 according to the characteristic of accessing operation.According to the embodiment of the present invention, can estimate the characteristic of accessing operation according to the access command that requires from the access of main frame 103 or be used for memory storage 102.The embodiment of hereinafter will more detailed description estimating the method for working load.After estimating working load, can adjust the operating frequency (step S302) of SSD driver according to the working load that has estimated.Operating frequency by the adjustment SSD driver that adapts to can provide different access rates to come accessing storage devices, with accessing storage devices more efficiently.
According to the embodiment of the present invention, when the working load that has estimated is lower than predetermined low threshold value, determine memory storage 102 and be in the light work load, and can reduce the operating frequency of module in controller 101 and/or the controller 201, save power consumption.In embodiments of the present invention, clock controller 115 can reduce the frequency of clock signal according to clock control signal, thereby reduces the operating frequency of processor 112, flash controller 113, impact damper 114 and/or ECC engine 116.On the other hand, when the working load that has estimated of memory storage 102 exceeds predetermined high threshold, determining memory storage 102 is in heavy industry and loads, and can increase the operating frequency of module in controller 101 and/or the controller 201, make controller 101 and/or controller 201 respond the access requirement faster.In embodiments of the present invention, clock controller 115 can increase the frequency of clock signal according to clock control signal, thereby increases the operating frequency of processor 112, flash controller 113, impact damper 114 and/or ECC engine 116.
Fig. 4 is the process flow diagram of method of the estimation working load of another embodiment according to the present invention.According to the embodiment of the present invention, after receiving access command and/or access requirement, 130 decisions of monitoring module 120 or host work load monitoring module be coupled between main frame 103 and the controller 101 transmission interface (for example, transmission interface 300 shown in Fig. 1) transfer rate (step S401), and estimate working load according to transfer rate.According to the embodiment of the present invention, transmission interface 300 can be Serial Advanced Technology Attachment (Serial Advanced Technology Attachment is designated hereinafter simply as a SATA) transmission interface.Host interface 111 can obtain the transmission rate information about transmission interface 300 by the hand shake procedure with main frame 103, and therefore, monitoring module 120 or host work load monitoring module 130 can be from host interface 111 acquired informations.
When the decision transmission interface has higher transfer rate (for example for SATA, transfer rate is 3Gbit/s or higher) time (step S402), monitoring module 120 or host work load monitoring module 130 can determine the corresponding access from main frame 103 to require to make memory storage 102 to be in heavy industry to load.Therefore, monitoring module 120 or host work load monitoring module 130 can determine to provide high frequency clock (fast clock) (step S403) for the module in controller 101 or the controller 201.According to the embodiment of the present invention, in case of necessity, monitoring module 120 or host work load monitoring module 130 can produce clock control signal, increase clock frequency.On the other hand, when the decision transmission interface be in lower transfer rate (for example for SATA, transfer rate is 1.5Gbit/s) down (step S402) during operation, monitoring module 120 or host work load monitoring module 130 can determine the access from the correspondence of main frame 103 to require not make memory storage 102 to be in heavy industry to load.Therefore, monitoring module 120 or host work load monitoring module 130 can determine to provide low-frequency clock (slowclock) (step S404) for the module in controller 101 or the controller 201.According to the embodiment of the present invention, in case of necessity, monitoring module 120 or host work load monitoring module 130 can produce clock control signal, reduce clock frequency.
Fig. 5 is the process flow diagram of method of the estimation working load of another embodiment according to the present invention.According to the embodiment of the present invention, after receiving access command and/or access requirement, monitoring module 120 or host work load monitoring module 130 determine the time interval T (step S501) between consecutive access order/accesses requirement, and estimate working load according to the length of this time interval T.The start time that monitoring module 120 or host work load monitoring module 130 can require according to consecutive access order/access and estimated time concluding time interval T.For example, according to timer 118, monitoring module 120 or host work load monitoring module 130 can be when preceding access command and/or access require to finish writing time Te, and when existing command fetch and/or access require beginning writing time Ts.Whether monitoring module 120 or host work load monitoring module 130 can further determine time interval T=(Ts-Te) less than expection command cycle Tp1 (step S502).
When (during T＜Tp1), monitoring module 120 or host work load monitoring module 130 can determine the frequent access command/access that produces to require to make memory storage 102 to be in heavy industry to load.Therefore, monitoring module 120 or host work load monitoring module 130 can determine to provide high frequency clock (step S503) for the module in controller 101 or the controller 201.According to the embodiment of the present invention, in case of necessity, monitoring module 120 or host work load monitoring module 130 can produce clock control signal, increase the frequency frequency.On the other hand, when (during T＞=Tp1), monitoring module 120 or host work load monitoring module 130 can determine access command/access requirement may not make memory storage 102 be in heavy industry to load.Therefore, monitoring module 120 or host work load monitoring module 130 can determine to provide low-frequency clock (step S504) for the module in controller 101 or the controller 201.According to the embodiment of the present invention, in case of necessity, monitoring module 120 or host work load monitoring module 130 can produce clock control signal, reduce clock frequency.
Fig. 6 is the process flow diagram of method of the estimation working load of another embodiment according to the present invention.According to the embodiment of the present invention, after receiving access command and/or access requirement, time interval Td (step S601) between monitoring module 120 or the 130 decision continuous data transmission of host work load monitoring module, and whether decision time interval Td with length according to the time interval estimates working load less than desired data transmission cycle Tp2 (step S602).When (during Td＜Tp2), monitoring module 120 or host work load monitoring module 130 can determine corresponding access command and/or access to require to make memory storage 102 to be in heavy industry to load.Therefore, monitoring module 120 or host work load monitoring module 130 can determine to provide high frequency clock (step S603) for the module in controller 101 or the controller 201.According to the embodiment of the present invention, in case of necessity, monitoring module 120 or host work load monitoring module 130 can produce clock control signal, increase clock frequency.On the other hand, when (during Td＞=Tp2), monitoring module 120 or host work load monitoring module 130 can determine access command and/or access requirement may not make memory storage 102 be in heavy industry to load.Therefore, monitoring module 120 or host work load monitoring module 130 can determine to provide low-frequency clock (step S604) for the module in controller 101 or the controller 201.According to the embodiment of the present invention, in case of necessity, monitoring module 120 or host work load monitoring module 130 can produce clock control signal, reduce clock frequency.
Fig. 7 is the process flow diagram of method of the estimation working load of another embodiment according to the present invention.According to the embodiment of the present invention, after receiving access command and/or access requirement, monitoring module 120 or host work load monitoring module 130 determine the transmission mode (step S701) that access commands/access requires, and estimate working load according to transmission mode.According to the embodiment of the present invention, monitoring module 120 or host work load monitoring module 130 can determine that transmission mode is programmable I/O (Programmedinput/output, be designated hereinafter simply as PIO) pattern or direct memory access (DMA) (Direct Memory Access is designated hereinafter simply as DMA) pattern (step S702).
DMA is the feature of modern computer and microprocessor, and it allows the specific hardware subsystem in main frame to come accessing storage devices, independently reads need not to rely on CPU (central processing unit) (for example, processor 112 and processor 122) and/or writes.Therefore, DMA is a kind of suitable transferring large number of data fast, and need not to interrupt the technology of current system process.According to the embodiment of the present invention, when transmission mode was DMA, monitoring module 120 or host work load monitoring module 130 can determine access command/access requirement can make memory storage 102 be in heavy industry to load.Therefore, monitoring module 120 or host work load monitoring module 130 can determine to provide high frequency clock (step S703) for the module in controller 101 or the controller 201.According to the embodiment of the present invention, in case of necessity, monitoring module 120 or host work load monitoring module 130 can produce clock control signal, increase clock frequency.On the other hand, PIO is the feature of transmission data between CPU (central processing unit) (for example, processor 112 and processor 122) and peripherals (peripheral) (for example, memory storage).Therefore the transfer rate of PIO is lower than the transfer rate of DMA.When transmission mode was PIO, monitoring module 120 or host work load monitoring module 130 can determine access command/access requirement may not make memory storage 102 be in heavy industry to load.Therefore, monitoring module 120 or host work load monitoring module 130 can determine to provide low-frequency clock (step S704) for the module in controller 101 or the controller 201.According to the embodiment of the present invention, in case of necessity, monitoring module 120 or host work load monitoring module 130 can produce clock control signal, reduce clock frequency.
Fig. 8 is the process flow diagram of method of the estimation working load of another embodiment according to the present invention.According to the embodiment of the present invention, after receiving access command and/or access requirement, the size of data (step S801) of monitoring module 120 or host work load monitoring module 130 decision access command/data transmission that access requires, and determine this size of data whether greater than predetermined threshold (step S802), estimate working load according to this size of data.When size of data during greater than predetermined threshold, monitoring module 120 or host work load monitoring module 130 can determine access command/access requirement can make memory storage 102 be in heavy industry to load.Therefore, monitoring module 120 or host work load monitoring module 130 can determine to provide high frequency clock (step S803) for the module in controller 101 or the controller 201.According to the embodiment of the present invention, in case of necessity, monitoring module 120 or host work load monitoring module 130 can produce clock control signal, increase clock frequency.On the other hand, when size of data was not more than predetermined threshold, monitoring module 120 or host work load monitoring module 130 can determine access command and/or access requirement may not make memory storage 102 be in heavy industry to load.Therefore, monitoring module 120 or host work load monitoring module 130 can determine to provide low-frequency clock (step S804) for the module in controller 101 or the controller 201.According to the embodiment of the present invention, in case of necessity, monitoring module 120 or host work load monitoring module 130 can produce clock control signal, reduce clock frequency.
According to another implementation of the invention, monitoring module 120 or host work load monitoring module 130 also can be estimated working load according to the indicator signal of being exported by the application program of main frame 103.Application program can be software or firmware program, the transmission rate requirements of coming the access of monitor host 103 to require, and prenotice controller 101 or controller 201, make it adjust clock frequency according to transmission rate requirements.
Fig. 9 is the process flow diagram of method of the estimation working load of another embodiment according to the present invention.According to the embodiment of the present invention, monitoring module 120 or flash memory working load monitoring module 140 can be monitored the working load (step S901) of memory storage 102, and whether decision memory storage 102 enters busy state (step S902).Whether monitoring module 120 or flash memory working load monitoring module 140 can decide memory storage 102 busy according to the access command that has received.For example, when sequencing memory storage 102, can determine memory storage 102 to enter busy state.In this busy state, memory storage 102 possibly can't respond access command timely.Therefore, monitoring module 120 or flash memory working load monitoring module 140 can determine to provide low-frequency clock (step S903) for the module in controller 101 or the controller 201.According to the embodiment of the present invention, in case of necessity, monitoring module 120 or flash memory working load monitoring module 140 can produce clock control signal, reduce clock frequency.According to another implementation of the invention, also can close some modules (for example, closing this module), further save power consumption by the operating frequency of module being adjusted to zero.For example,, can reduce the operating frequency of flash controller 113, impact damper 114 and ECC engine 116, the low-frequency clock service is provided when decision memory storage 102 when having entered busy state, or even its be set to zero, save power.On the other hand, when decision memory storage 102 did not enter busy state, monitoring module 120 or flash memory working load monitoring module 140 can determine to provide high frequency clock (step S904) for the module in controller 101 or the controller 201.According to the embodiment of the present invention, in case of necessity, monitoring module 120 or flash memory working load monitoring module 140 can produce clock control signal, increase clock frequency.
According to the embodiment of the present invention,, can avoid non-essential power consumption, therefore can make the power efficiency maximization according to the load frequency (low-frequency clock or high frequency clock) of adaptable adjustment clock of different operating.In addition, load, can further increase access rate, improve the functional of SSD driver for heavy industry.Therefore, compared with prior art, the present invention can improve the overall performance of SSD driver.
The above only is a better embodiment of the present invention, and all equalizations of doing according to claim of the present invention change and modify, and all should belong to covering scope of the present invention.

Claims (20)

1. solid-state hard drive comprises:
Memory storage comprises a plurality of storage unit that are used for stored data bit; And
Controller is coupled to this memory storage, according to this memory storage of clock signal access, estimates the working load of this memory storage, and the frequency of adjusting this clock signal according to this working load that has estimated.
2. solid-state hard drive according to claim 1, it is characterized in that, when this working load that has estimated of this memory storage is lower than predetermined low threshold value, this controller further reduces the frequency of this clock signal, and when this working load that has estimated of this memory storage exceeded predetermined high threshold, this controller further increased the frequency of this clock signal.
3. solid-state hard drive according to claim 1 is characterized in that this controller is coupled to main frame, and this main frame is exported at least one access and required this memory storage of access, and this controller comprises:
Clock controller produces this clock signal according to clock control signal;
Processor receives this at least one access requirement and produces at least one access command, comes this memory storage of corresponding access, and wherein, this processor moves according to this clock signal; And
Monitoring module, be used to monitor this at least one access requirement and this at least one access command, determine the characteristic of this at least one access requirement and this at least one access command, to estimate this working load, and produce this clock control signal, to adjust the frequency of this clock signal according to this working load that has estimated.
4. solid-state hard drive according to claim 3, it is characterized in that, this monitoring module is further estimated the size of data of the data transmission of this at least one access requirement and/or this at least one access command, and estimates this working load according to this size of data.
5. solid-state hard drive according to claim 3, it is characterized in that, when this main frame is exported this at least one access requirement, this monitoring module further receives indicator signal from this main frame, and produce this clock control signal, adjusting the frequency of this clock signal according to this indicator signal, and this indicator signal produced by this main frame, the transmission rate requirements that requires corresponding to this at least one access with indication.
6. solid-state hard drive according to claim 3, it is characterized in that, according to this working load that has estimated, this monitoring module determines further whether this memory storage is busy, and when determining this memory storage when busy, produce this clock control signal, to reduce the frequency of this clock signal.
7. solid-state hard drive according to claim 3 is characterized in that, this monitoring module further determines to be coupled to the transfer rate of the transmission interface between this main frame and this controller, and estimates this working load according to this transfer rate.
8. solid-state hard drive according to claim 3 is characterized in that, this monitoring module is the time interval between a plurality of consecutive accesss requirements of decision further, and estimates this working load according to the length in this time interval.
9. solid-state hard drive according to claim 3 is characterized in that, this monitoring module is further estimated the time interval between the repeatedly continuous data transmission of this memory storage, and estimates this working load according to the length in this time interval.
10. solid-state hard drive according to claim 3 is characterized in that this monitoring module further determines the transmission mode of this at least one access requirement, and estimates this working load according to this transmission mode.
11. solid-state hard drive according to claim 10 is characterized in that, when this transmission mode was decided to be programmable I/O pattern, this monitoring module produced this clock control signal, to reduce the frequency of this clock signal.
12. solid-state hard drive according to claim 10 is characterized in that, when this transmission mode was decided to be the direct memory access (DMA) pattern, this monitoring module produced this clock control signal, to increase the frequency of this clock signal.
13. an operation frequency control method is used to control the operating frequency of solid-state hard drive, this operation frequency control method comprises:
According to the characteristic of at least one accessing operation of memory storage, estimate the working load of this memory storage; And
Adjust this operating frequency of this solid-state hard drive according to this working load that has estimated, wherein, when this working load that has estimated of this memory storage is lower than predetermined low threshold value, reduce this operating frequency, and when this working load that has estimated of this memory storage exceeds predetermined high threshold, increase this operating frequency.
14. operation frequency control method according to claim 13 is characterized in that, further comprises:
According to this working load that has estimated, decide this memory storage whether busy; And
When determining this memory storage when busy, reduce this operating frequency.
15. operation frequency control method according to claim 13 is characterized in that, further comprises:
Decision is coupled to the transfer rate of the transmission interface between main frame and this solid-state hard drive; And
Estimate this working load according to this transfer rate.
16. operation frequency control method according to claim 13 is characterized in that, further comprises:
Determine the time interval between a plurality of consecutive access requirements; And
Estimate this working load according to the length in this time interval.
17. operation frequency control method according to claim 13 is characterized in that, further comprises:
Estimate the time interval between the repeatedly continuous data transmission of this memory storage; And
Estimate this working load according to the length in this time interval.
18. operation frequency control method according to claim 13 is characterized in that, further comprises:
Determine the transmission mode of at least one access requirement; And
Estimate this working load according to this transmission mode.
19. operation frequency control method according to claim 13 is characterized in that, further comprises:
Estimate the size of data of the data transmission of this accessing operation; And
Estimate this working load according to this size of data.
20. operation frequency control method according to claim 13 is characterized in that, further comprises:
Receive with access and require pairing indicator signal from main frame, wherein, the transmission rate requirements that this indicator signal indication requires corresponding to this access; And
Adjust this operating frequency according to this indicator signal.
CN201010131303A 2009-04-24 2010-03-24 Solid-state hard drive and operation frequency control method Pending CN101872288A (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US17230709P 2009-04-24 2009-04-24
US61/172,307 2009-04-24
US12/616,197 2009-11-11
US12/616,197 US20100274933A1 (en) 2009-04-24 2009-11-11 Method and apparatus for reducing memory size and bandwidth

Publications (1)

Publication Number Publication Date
CN101872288A true CN101872288A (en) 2010-10-27

Family

ID=42993110

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010131303A Pending CN101872288A (en) 2009-04-24 2010-03-24 Solid-state hard drive and operation frequency control method

Country Status (3)

Country Link
US (1) US20100274933A1 (en)
CN (1) CN101872288A (en)
TW (1) TWI409641B (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105164635A (en) * 2013-05-31 2015-12-16 英特尔公司 On-the-fly performance adjustment for solid state storage devices
CN106155949A (en) * 2016-06-30 2016-11-23 联想(北京)有限公司 A kind of control method and device
CN106527653A (en) * 2016-10-12 2017-03-22 东软集团股份有限公司 CPU frequency adjusting method and apparatus
CN106648472A (en) * 2016-12-30 2017-05-10 郑州云海信息技术有限公司 Disk performance optimizing method based on linux operation system and system thereof
CN108241587A (en) * 2016-12-23 2018-07-03 爱思开海力士有限公司 The operating method of storage system and storage system
CN108650071A (en) * 2018-05-22 2018-10-12 联想(北京)有限公司 A kind of communication control method, communication controler and electronic equipment
CN110109610A (en) * 2018-02-01 2019-08-09 爱思开海力士有限公司 Storage system and its operating method
CN111580639A (en) * 2020-05-06 2020-08-25 深圳忆联信息***有限公司 SSD (solid State disk) adaptive load clock adjusting method and device and computer equipment
CN111913651A (en) * 2019-05-10 2020-11-10 技嘉科技股份有限公司 Solid state disk and efficiency optimization method of solid state disk
CN112235858A (en) * 2019-06-27 2021-01-15 瑞昱半导体股份有限公司 Low-power-consumption communication method, signal transmission circuit and signal receiving circuit

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008013227A1 (en) * 2006-07-26 2008-01-31 Panasonic Corporation Nonvolatile storage device, access device, and nonvolatile storage system
US8555095B2 (en) 2010-07-26 2013-10-08 Apple Inc. Methods and systems for dynamically controlling operations in a non-volatile memory to limit power consumption
TWI473103B (en) * 2011-09-14 2015-02-11 威剛科技股份有限公司 Flash memory storage device and method for determining bad storage area thereof
JP5801158B2 (en) * 2011-10-21 2015-10-28 ラピスセミコンダクタ株式会社 RAM storage device
KR101978981B1 (en) 2012-09-14 2019-05-16 삼성전자주식회사 EMBEDDED MULTIMEDIA CARD(eMMC), HOST FOR CONTROLLING THE eMMC, AND METHOD FOR OPERATING eMMC SYSTEM INCLUDING THE eMMC AND THE HOST
CN103197754B (en) * 2013-04-01 2016-05-25 华为技术有限公司 A kind of method and apparatus that reduces chip power-consumption
US10101763B2 (en) * 2015-07-29 2018-10-16 Sandisk Technologies Inc. Interface adjustment processes for a data storage device
US10599208B2 (en) * 2015-09-08 2020-03-24 Toshiba Memory Corporation Memory system and controller
CN107273041A (en) * 2016-04-07 2017-10-20 株式会社东芝 Data save method in storage device and the device
WO2018065051A1 (en) * 2016-10-05 2018-04-12 Telefonaktiebolaget Lm Ericsson (Publ) Controlling resource allocation in a data center
CN107040591B (en) * 2017-03-28 2020-06-19 北京小米移动软件有限公司 Method and device for controlling client
TWI718532B (en) 2019-05-10 2021-02-11 技嘉科技股份有限公司 Solid-state drive and performance optimization method for solid-state drive
US20230289096A1 (en) * 2022-03-09 2023-09-14 Micron Technology, Inc. Performance in a fragmented memory system

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56165934A (en) * 1980-05-26 1981-12-19 Nec Corp Information processor
CN1668130A (en) * 2004-03-12 2005-09-14 日本电气株式会社 Mobile data terminal and communication method therefor
US20070255967A1 (en) * 2006-04-26 2007-11-01 Samsung Electronics Co., Ltd Method of controlling operating clock frequency of hard disk drive, recording medium, and hard disk drive
CN101103344A (en) * 2004-11-24 2008-01-09 高通股份有限公司 Dynamic control of memory access speed
US20090083476A1 (en) * 2007-09-21 2009-03-26 Phison Electronics Corp. Solid state disk storage system with parallel accesssing architecture and solid state disck controller

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6329800B1 (en) * 2000-10-17 2001-12-11 Sigmatel Method and apparatus for reducing power consumption in driver circuits
US6366522B1 (en) * 2000-11-20 2002-04-02 Sigmatel, Inc Method and apparatus for controlling power consumption of an integrated circuit
US6545942B2 (en) * 2001-02-21 2003-04-08 Fujitsu Limited Semiconductor memory device and information processing unit
US20050169170A1 (en) * 2004-01-30 2005-08-04 Copan Systems, Inc. Space-efficient storage command and data routing system and method
JP2007148812A (en) * 2005-11-28 2007-06-14 Hitachi Ltd Storage system and load distribution method therefor
KR101397549B1 (en) * 2007-08-16 2014-05-26 삼성전자주식회사 Non-volatile semiconductor memory device and system capable of fast rogramming and read method thereof

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56165934A (en) * 1980-05-26 1981-12-19 Nec Corp Information processor
CN1668130A (en) * 2004-03-12 2005-09-14 日本电气株式会社 Mobile data terminal and communication method therefor
CN101103344A (en) * 2004-11-24 2008-01-09 高通股份有限公司 Dynamic control of memory access speed
US20070255967A1 (en) * 2006-04-26 2007-11-01 Samsung Electronics Co., Ltd Method of controlling operating clock frequency of hard disk drive, recording medium, and hard disk drive
US20090083476A1 (en) * 2007-09-21 2009-03-26 Phison Electronics Corp. Solid state disk storage system with parallel accesssing architecture and solid state disck controller

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105164635B (en) * 2013-05-31 2019-06-14 英特尔公司 For the adjusting performance of solid storage device in operation
CN105164635A (en) * 2013-05-31 2015-12-16 英特尔公司 On-the-fly performance adjustment for solid state storage devices
CN106155949A (en) * 2016-06-30 2016-11-23 联想(北京)有限公司 A kind of control method and device
CN106527653A (en) * 2016-10-12 2017-03-22 东软集团股份有限公司 CPU frequency adjusting method and apparatus
CN108241587A (en) * 2016-12-23 2018-07-03 爱思开海力士有限公司 The operating method of storage system and storage system
CN106648472A (en) * 2016-12-30 2017-05-10 郑州云海信息技术有限公司 Disk performance optimizing method based on linux operation system and system thereof
CN106648472B (en) * 2016-12-30 2020-04-03 郑州云海信息技术有限公司 Linux operating system-based disk performance optimization method and system
CN110109610A (en) * 2018-02-01 2019-08-09 爱思开海力士有限公司 Storage system and its operating method
CN110109610B (en) * 2018-02-01 2023-02-17 爱思开海力士有限公司 Memory system and operating method thereof
TWI797178B (en) * 2018-02-01 2023-04-01 韓商愛思開海力士有限公司 Memory system and operating method thereof
CN108650071A (en) * 2018-05-22 2018-10-12 联想(北京)有限公司 A kind of communication control method, communication controler and electronic equipment
CN111913651A (en) * 2019-05-10 2020-11-10 技嘉科技股份有限公司 Solid state disk and efficiency optimization method of solid state disk
CN111913651B (en) * 2019-05-10 2024-03-01 技嘉科技股份有限公司 Solid state disk and efficiency optimization method thereof
CN112235858A (en) * 2019-06-27 2021-01-15 瑞昱半导体股份有限公司 Low-power-consumption communication method, signal transmission circuit and signal receiving circuit
CN111580639A (en) * 2020-05-06 2020-08-25 深圳忆联信息***有限公司 SSD (solid State disk) adaptive load clock adjusting method and device and computer equipment

Also Published As

Publication number Publication date
TW201039135A (en) 2010-11-01
TWI409641B (en) 2013-09-21
US20100274933A1 (en) 2010-10-28

Similar Documents

Publication Publication Date Title
CN101872288A (en) Solid-state hard drive and operation frequency control method
US10402097B2 (en) Memory system and information processing system utilizing space information
US9110669B2 (en) Power management of a storage device including multiple processing cores
US7742353B2 (en) Solid state semiconductor storage device with temperature control function, application system thereof and control element thereof
US8341374B2 (en) Solid state drive and related method of scheduling operations
US20200050246A1 (en) Methods and apparatus for mitigating temperature increases in a solid state device (ssd)
US10732871B2 (en) Storage device and method for adaptive sleep mode transitions
US20150206566A1 (en) Determining and storing bit error rate relationships in spin transfer torque magnetoresistive random-access memory (stt-mram)
US20110047316A1 (en) Solid state memory device power optimization
CN102763075A (en) Storage drive management
KR20150009295A (en) Nonvolatile memory device and device sleep state control method thereof
US10891075B2 (en) Memory system and operating method thereof
WO2017114236A1 (en) Charging method and device, and solid state disk
US20170090755A1 (en) Data Storage Method, Data Storage Apparatus and Solid State Disk
KR20240004372A (en) Host-controlled garbage collection on solid-state drives
KR20180049340A (en) Storage device and link state control method thereof
US10635154B2 (en) Intelligent SAS phy power management
CN116524968A (en) Memory access speed adjusting method, control device and memory module
EP3736683B1 (en) Solid-state drive and performance optimization method for solid-state drive
US20120215969A1 (en) Storage device and control method thereof
US11314315B2 (en) Performance control of a device with a power metering unit (PMU)
US20150192981A1 (en) System interconnect dynamic scaling by predicting i/o requirements
US11847032B2 (en) Solid state drive, electronic device including solid state drive, and method of managing solid state drive
US20110181976A1 (en) Power-saving method and operating system for the same
TW201624298A (en) Storage apparatus and computer system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C12 Rejection of a patent application after its publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20101027