CN101783812A - FPGA configuration system and configuration method based on network - Google Patents

FPGA configuration system and configuration method based on network Download PDF

Info

Publication number
CN101783812A
CN101783812A CN200910188549A CN200910188549A CN101783812A CN 101783812 A CN101783812 A CN 101783812A CN 200910188549 A CN200910188549 A CN 200910188549A CN 200910188549 A CN200910188549 A CN 200910188549A CN 101783812 A CN101783812 A CN 101783812A
Authority
CN
China
Prior art keywords
fpga
configuration
network
microprocessor
remote server
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN200910188549A
Other languages
Chinese (zh)
Inventor
林阳辉
齐育彬
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Landwind Industry Co Ltd
Original Assignee
Shenzhen Landwind Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Landwind Industry Co Ltd filed Critical Shenzhen Landwind Industry Co Ltd
Priority to CN200910188549A priority Critical patent/CN101783812A/en
Publication of CN101783812A publication Critical patent/CN101783812A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Stored Programmes (AREA)

Abstract

The invention discloses an FPGA configuration system and a configuration method based on network. The configuration system comprises a remote server, a microprocessor, a network interface and a storage module, wherein the microprocessor is respectively connected with the network interface, the storage module and at least one field programmable gate array FPGA are connected; the remote server is connected with the network interface by the network; the remote server is used for storing the configuration data of the field programmable gate array FPGA and transmits the configuration data to the microprocessor by the network interface; and the microprocessor is used for writing the configuration data into the storage module or reads the configuration data from the storage module so as to configure the field programmable gate array FPGA.

Description

A kind of based on network FPGA configuration-system and collocation method
Technical field
The present invention relates to FPGA configuring technical field, be specifically related to a kind of based on network FPGA configuration-system and collocation method.
Background technology
In prior art ultrasonic diagnostic equipment design, with embedded microprocessor add field programmable gate array FPGA (Field Programmable Gate Array) be core architecture because of its powerful disposal ability and flexibly working method be widely adopted.The advantage of embedded microprocessor is micro-processor kernel and rich and varied peripheral interface equipment are combined closely, and when powerful computing, controlled function are provided, have reduced system cost and power consumption, thereby has been suitable as the control core of digital system; But the advantage of FPGA is ultrahigh speed, abundant logical resource and the logic function of user's flexible configuration, is applicable to that the logic interfacing function is varied, the occasion of flexibility and changeability.The two is had complementary advantages in conjunction with forming, if needed, be equipped with suitable special chip again.This architecture is applicable to the design of most of complex digital diagnostic instrumentation systems.And FPGA is a kind of field programmable logic device, when the FPGA operate as normal, configuration data is stored in SRAM (Static RAM) unit, sram cell is also referred to as configuration store (ConfigurationRAM), because the volatibility of memory SRAM, FPGA is after powering on, and external circuit need be loaded into configuration data among the configuration RAM in the sheet again, fpga chip ability operate as normal after inner each components and parts initialization is finished.
As shown in Figure 1, the layoutprocedure of FPGA is the transmission course of two secondary data: respectively by disposition data source to time schedule controller and time schedule controller to target FPGA.Existing FPGA configuration mode mainly contains two kinds: a kind ofly be to use traditional configuration mode, specific download cable that use producer provides and the personality PROM (programmableread-only memory programmable read only memory) of using FPGA producer to provide onboard provide the configuration sequential as FPGA, as long as the dedicated pin of PROM and FPGA is linked to each other, when powering on the target program in the server is burnt among the PROM by the download cable line, the configuration data among the PROM will be loaded among the SRAM of FPGA automatically; This configuration mode comprises specific download cable that is applied to the debug phase and the special-purpose nonvolatile memory that is applied in the product.In this mode, aforesaid two data transfer are finished by the software and hardware that FPGA manufacturer is provided fully.
As shown in Figure 2, another kind of scheme is to adopt other nonvolatile memory (as: E in the system of microprocessor (MCU) 2PROM, Flash) store configuration data, by special-purpose fever writes with the data programming in nonvolatile memory, the nonvolatile memory that programming is good is welded in the integrated circuit board again, the back microprocessor that powers on produces the configuration sequential of FPGA and the data in the nonvolatile memory is inserted among the SRAM of FPGA, or on the basic methods of this scheme, in microprocessor, add USB interface, transmit data by the USB interface host-host protocol, microprocessor is finished the control of data, go to upgrade the Flash data, thereby reach the purpose of configuration FPGA data.
Two kinds of FPGA configuration modes of prior art have following shortcoming:
First kind of FPGA configuration mode cost is higher, and ultrasonic diagnostic equipment generally uses FPGA, usually the FPGA of more than a slice also.But the FPGA that is based on SRAM technology needs to be configured after powering at every turn, and generally the configuration file of FPGA is loaded by the EPROM of a slice external dedicated.This is to adopt under the metastable situation of the function of FPGA, so will use the special-purpose nonvolatile memory of a lot of sheets in equipment, the cost of special-purpose nonvolatile memory is very high, and the cost of unit is just very high like this.The second, common specific download cable all is to use computer parallel port to produce the configuration signal of serial, and with the parallel port line as transmission medium, it is very limited to be doomed its effective propagation path; The 3rd, the configuration mode of special-purpose nonvolatile memory has determined target FPGA can only receive single configuration file, promptly in system's running, FPGA can not dynamically adjust logic function according to different situations, such configuration mode can't satisfy some use in for the requirement of system flexibility.Though second kind of FPGA configuration mode will be got well much at cost and flexibility than first kind of FPGA configuration mode, but the transmission of USB can only (usually in 1 meter) transmit in relatively shorter distance, otherwise just cause data to make mistakes easily, so also only be fit to in-plant Data Update.
Two kinds of FPGA configuration mode transmission ranges of prior art are all very limited, can only solve short-range renewal and download, can't satisfy long-range, trans-regional FPGA configuration, test, maintenance and the requirement of upgrading.
Summary of the invention
The technical problem to be solved in the present invention provides a kind of based on network FPGA configuration-system and collocation method, overcomes the defective that prior art FPGA configuration mode transmission range is short, can't satisfy long-range, trans-regional FPGA configuration.
The present invention solves the problems of the technologies described above the technical scheme that is adopted to be:
A kind of based on network FPGA configuration-system, comprise remote server, microprocessor, network interface and memory module, described microprocessor respectively with described network interface, described memory module and at least a slice field programmable gate array FPGA link to each other, described remote server is connected by network with described network interface, described remote server is used to store the configuration data of described field programmable gate array FPGA and by described network interface described configuration data is sent to described microprocessor, described microprocessor is used for described configuration data is write described memory module, perhaps reads described configuration data and described field programmable gate array FPGA is configured from described memory module.
Described based on network FPGA configuration-system, wherein said network is made as Internet Internet.
Described based on network FPGA configuration-system, wherein said remote server is made as ftp server.
Described based on network FPGA configuration-system, wherein said network interface is made as the Ethernet interface chip.
Described based on network FPGA configuration-system, wherein said memory module is made as nonvolatile memory.
Described based on network FPGA configuration-system, wherein said nonvolatile memory is made as Flash.
A kind of based on network FPGA collocation method comprises step:
A1, the configuration data of field programmable gate array FPGA is stored in remote server;
A2, described remote server and microprocessor connect by network interface;
A3, described remote server are sent to described microprocessor with described configuration data;
A4, described microprocessor write memory module with described configuration data;
A5, described microprocessor read described configuration data and described field programmable gate array FPGA are configured from described memory module.
Described based on network FPGA collocation method, wherein said remote server is made as ftp server.
Described based on network FPGA collocation method, wherein said network interface is made as the Ethernet interface chip.
Described based on network FPGA collocation method, wherein said memory module is made as nonvolatile memory.
Beneficial effect of the present invention: the present invention is based on the FPGA configuration-system of network and collocation method with the medium of network as transmission field programmable gate array FPGA configuration data, thereby the distance of configuration data transmission no longer is restricted, as long as client is connected to Ethernet and just can long-rangely carries out trans-regional configuration, maintenance and renewal to field programmable gate array FPGA, improved allocative efficiency and the flexibility of field programmable gate array FPGA greatly.
Description of drawings
The present invention includes following accompanying drawing:
Fig. 1 is a prior art FPGA layoutprocedure schematic diagram;
Fig. 2 is a prior art FPGA inking device schematic diagram;
Fig. 3 is the FPGA configuration-system schematic diagram that the present invention is based on network;
Fig. 4 is the FPGA configuration-system embodiment schematic diagram that the present invention is based on network;
Fig. 5 is the FPGA configuration-system FPGA configuration main flow chart that the present invention is based on network;
Fig. 6 is an embodiment of the invention translation profile protocol architecture stack schematic diagram;
Fig. 7 is embodiment of the invention ftp server and client communication process schematic diagram;
Fig. 8 is an embodiment of the invention Flash storage format schematic diagram;
Fig. 9 is embodiment of the invention FPGA configuration flow figure;
Figure 10 is an embodiment of the invention FPGA configuration upgrade procedure flow chart;
Embodiment
With embodiment the present invention is described in further detail with reference to the accompanying drawings below:
As shown in Figure 3, the FPGA configuration-system that the present invention is based on network comprises remote server, microprocessor, network interface and memory module, microprocessor respectively with network interface, memory module and at least a slice field programmable gate array FPGA link to each other, remote server is connected by network with network interface, the configuration data of remote server storage field programmable gate array FPGA also is sent to microprocessor with configuration data by network interface, microprocessor writes memory module with configuration data, perhaps reads configuration data and field programmable gate array FPGA is configured from memory module.
As shown in Figure 4 and Figure 5, the present invention is based on the FPGA configuration-system of network, with the medium of Internet as the transmission configuration data, and store these data with the nonvolatile memory Flash of microprocessor, in the last realization of the general purpose I/O of microprocessor field programmable gate array FPGA configuration sequential, the configuration flow of field programmable gate array FPGA as shown in Figure 4, microprocessor downloads to nonvolatile memory Flash configuration data stored among the SRAM of a slice or several field programmable gate array FPGA according to certain order and order; Secondly, microprocessor is realized the communication of configuration data, configuration information, order, state etc. by Internet network interface and remote server; After realizing the mutual biography of network data, the content of nonvolatile memory Flash is read and write and upgraded; Nonvolatile memory Flash stores corresponding relation of configuration sequence, configuration data and field programmable gate array FPGA that all configuration datas about field programmable gate array FPGA have comprised field programmable gate array FPGA etc.
As shown in Figure 6, the network transmission protocol that the present invention uses is made as FTP (FileTransfer Protocol) agreement based on TCP, transplanted ICP/IP protocol in the microprocessor software, File Transfer Protocol both can have been guaranteed security of File Transfer and reliability in the network environment of complexity, can guarantee simultaneously the requirement of the each side such as quality, speed of transfer of data again.
As shown in Figure 7, File Transfer Protocol is a kind of based on file transfer protocol (FTP) TCP, safety, reliable, and complete ftp file transmission need be set up two types connection, a kind ofly issue orders for file transfer, be called control connection, another kind of then realize real file transfer, be called data and connect.Need carry out the necessary installation and operation FTP CLIENT PROGRAM of client computer of remote transmission, consider the ftp server fail safe, ftp server can distribute the Guest account of appointment at each client, and needing the client of file transfer can be the assigned catalogue of its setting by account remote access ftp server.Client need be uploaded the data downloaded transmission with ftp server foundation, it at first sends the request that connects to the tcp port of ftp server, ftp server is accepted the request from client, finishes the establishment of connection process, and beginning transfer files afterwards is the data connection of FTP.The transmission means of ftp server has two kinds: ASCII mode and binary mode, default conditions are ASCII modes, and client can use the TYPE order that the transport-type of file is set, but must be re-set as default conditions after the transformation task end.Ftp server is put into the appointment spanned file of information that needs according to the FPGA configuration and data the destination folder of appointment.After the network successful connection and receiving the connection request of client, ftp server accepts request and designated directory is open to client, client sends request to ftp server once more after finding file destination in the catalogue, ftp server accepts request, and return address and ephemeral port carry out the transmission of file to be used to connect.After transfer of data is finished, client finishes to connect to the packet notice ftp server that ftp server sends a TCP FIN, the packet that the while ftp server also sends a TCP FIN is to client, and both sides successfully confirm to close the FTP control connection behind the packet.
As shown in Figure 8, Flash is a kind of long-life non-volatile (still can keep institute's data information stored under powering-off state) memory, data deletions is not to be unit with single byte but to be unit with fixing block, selects the size of capacity to decide with the system of reality.Flash in the practical application mainly is divided into two kinds of NOR and NAND.The present invention uses NORFlash zone (program storage area) to deposit the configuration information of different FPGA and adds that different identification codes is distinguished, the configuration sequential of number to be configured and FPGA, data length etc. in the beginning position.The configuration data of NAND Flash zone (data storage area) storage FPGA.
That the Ethernet interface chip is selected for use is the RTL8019AS that Taiwan Realtek company produces, and mainly finishes ICP/IP protocol, and inside is divided into long-range DMA interface, local DMA interface, MAC (medium access control) logic, digital coding decode logic and other ports.Long-range DMA interface is meant the bus that microprocessor is read and write the RTL8019AS internal RAM, i.e. the interface section of isa bus.The microprocessor transceive data only needs long-range dma operation.Local DMA interface is the interface channel of RTL8019AS and netting twine, finishes the exchanges data of microprocessor and netting twine.MAC (medium access control) logic is finished following function: when microprocessor during to online transmission data, earlier frame data are delivered to transmission buffer area among the RTL8019AS by long-range DMA passage, send then and transmit order; Finished the transmission of last frame as RTL8019AS after, begin the transmission of this frame again.The data that RTL8019AS receives by MAC comparison, CRC check after, deposit by FIFO and to receive buffering area; After receiving a full frame, interrupting or the mode of register flag is notified microprocessor, fifo logic is made the buffering of 16 bytes to transceive data, to reduce the frequency to local DMA request.
The present invention is based on the FPGA collocation method of network, comprise step:
A1, the configuration data of field programmable gate array FPGA is stored in remote server;
A2, remote server and microprocessor connect by network interface;
A3, remote server are sent to microprocessor with configuration data;
A4, microprocessor write memory module with configuration data;
A5, microprocessor read configuration data and field programmable gate array FPGA are configured from memory module.
As shown in Figure 9, the general purpose I of microprocessor/O realizes accurately grasp of FPGA configuration: the form of (1) configuration file; (2) sequential of configuration signal.In general, FPGA develops software and can generate the configuration file of number of different types, and the user can select these configuration files for use according to different applied environments.The present invention adopts the .bin file.It should be noted that for a certain specific chip, no matter simplicity of design or complexity, the length of the data of its configuration is fixed, but the configuration file size is because of the difference of type difference to some extent.Common FPGA configuration mode comprises initiatively serial mode, passive serial pattern, passive parallel schema and boundary scan pattern etc., and for compatible with download cable and save the I/O mouth line of microprocessor, the present invention adopts the passive serial pattern.Allocation plan based on microprocessor and the Internet all has a clear superiority on transmission rate, transmission range.
As shown in figure 10, must carry out according to the form of the configuration file of FPGA and the sequential of signal in the configuration upgrade procedure of FPGA.The upgrading data packet that at first data to be upgraded (may be the identical configuration information of one or more pieces FPGA or the different configuration informations of different FPGA) is made into the .bin file format is stored on the remote server.After the microprocessor in the equipment and remote server are obtained information interaction, upgrading data packet is transferred in this equipment by Internet, microprocessor detects after the upgrading data packet automatically the operation ROMPaq and finishes escalation process.The content of upgrading data packet has mainly comprised the concrete data of FPGA upgrading, the configuration identification code of FPGA, the code of FPGA, the configuration order of FPGA, initial address, FPGA configuration data length and the check value etc. of FPGA configuration data.In making the process of upgrading data packet, use specific software, behind the given content of the ID of input FPGA to be upgraded sign and upgrading data packet, then according to the automatic generation upgrade data APMB package of FPGA requirement.
Those skilled in the art do not break away from essence of the present invention and spirit, can there be the various deformation scheme to realize the present invention, the above only is the preferable feasible embodiment of the present invention, be not so limit to interest field of the present invention, the equivalent structure that all utilizations specification of the present invention and accompanying drawing content are done changes, and all is contained within the interest field of the present invention.

Claims (10)

1. based on network FPGA configuration-system, it is characterized in that: comprise remote server, microprocessor, network interface and memory module, described microprocessor respectively with described network interface, described memory module and at least a slice field programmable gate array FPGA link to each other, described remote server is connected by network with described network interface, described remote server is used to store the configuration data of described field programmable gate array FPGA and by described network interface described configuration data is sent to described microprocessor, described microprocessor is used for described configuration data is write described memory module, perhaps reads described configuration data and described field programmable gate array FPGA is configured from described memory module.
2. based on network FPGA configuration-system according to claim 1, it is characterized in that: described network is made as Internet Internet.
3. based on network FPGA configuration-system according to claim 2, it is characterized in that: described remote server is made as ftp server.
4. based on network FPGA configuration-system according to claim 3, it is characterized in that: described network interface is made as the Ethernet interface chip.
5. based on network FPGA configuration-system according to claim 4, it is characterized in that: described memory module is made as nonvolatile memory.
6. based on network FPGA configuration-system according to claim 5, it is characterized in that: described nonvolatile memory is made as Flash.
7. a based on network FPGA collocation method is characterized in that, comprises step:
A1, the configuration data of field programmable gate array FPGA is stored in remote server;
A2, described remote server and microprocessor connect by network interface;
A3, described remote server are sent to described microprocessor with described configuration data;
A4, described microprocessor write memory module with described configuration data;
A5, described microprocessor read described configuration data and described field programmable gate array FPGA are configured from described memory module.
8. based on network FPGA collocation method according to claim 7, it is characterized in that: described remote server is made as ftp server.
9. based on network FPGA collocation method according to claim 8, it is characterized in that: described network interface is made as the Ethernet interface chip.
10. based on network FPGA collocation method according to claim 9, it is characterized in that: described memory module is made as nonvolatile memory.
CN200910188549A 2009-12-01 2009-12-01 FPGA configuration system and configuration method based on network Pending CN101783812A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN200910188549A CN101783812A (en) 2009-12-01 2009-12-01 FPGA configuration system and configuration method based on network

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN200910188549A CN101783812A (en) 2009-12-01 2009-12-01 FPGA configuration system and configuration method based on network

Publications (1)

Publication Number Publication Date
CN101783812A true CN101783812A (en) 2010-07-21

Family

ID=42523628

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200910188549A Pending CN101783812A (en) 2009-12-01 2009-12-01 FPGA configuration system and configuration method based on network

Country Status (1)

Country Link
CN (1) CN101783812A (en)

Cited By (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102129416A (en) * 2010-12-07 2011-07-20 中国航空工业集团公司第六三一研究所 Configuration storage system and method thereof for data communication command table
CN102750175A (en) * 2012-07-10 2012-10-24 中国船舶重工集团公司第七二四研究所 Method for realizing FPGA (Field Programmable Gate Array) loading technology based on Nand Flash multiversion programs
CN103067459A (en) * 2012-12-18 2013-04-24 四川九洲电器集团有限责任公司 Field programmable gate array (FPGA) remote loading device based on digital signal processor
CN103389669A (en) * 2013-07-26 2013-11-13 中国船舶重工集团公司第七一五研究所 Remote dynamic loading system and method for processor program on basis of FPGA (Field Programmable Gate Array) or CPLD (complex programmable logic device) controller
CN103809987A (en) * 2012-11-07 2014-05-21 中国科学院微电子研究所 Method for replacing FPGA IP programs inside SOC by SOC
CN104360886A (en) * 2014-11-27 2015-02-18 中国船舶重工集团公司第七二四研究所 Multi-chip FPGA (Field Programmable Gate Array) program networking fast batch loading method
CN105159731A (en) * 2015-10-12 2015-12-16 中国电子科技集团公司第五十四研究所 Field programmable gate array (FPGA) configuration file remote upgrading device
CN106843959A (en) * 2017-01-18 2017-06-13 株洲变流技术国家工程研究中心有限公司 A kind of FPGA remotely updating devices and method
CN106940632A (en) * 2017-03-06 2017-07-11 锐达互动科技股份有限公司 A kind of method of screen annotation
US9792154B2 (en) 2015-04-17 2017-10-17 Microsoft Technology Licensing, Llc Data processing system having a hardware acceleration plane and a software plane
US9819542B2 (en) 2015-06-26 2017-11-14 Microsoft Technology Licensing, Llc Configuring acceleration components over a network
CN107465542A (en) * 2017-08-01 2017-12-12 郑州云海信息技术有限公司 A kind of remote management FPGA method and system
CN107819656A (en) * 2017-11-21 2018-03-20 上海航天测控通信研究所 A kind of FPGA remote onlines deployment device and method based on RS422 and CAN
CN107918545A (en) * 2017-12-13 2018-04-17 天津光电通信技术有限公司 A kind of remote update system and its implementation based on ZYNQ
CN108153561A (en) * 2017-12-18 2018-06-12 北京遥测技术研究所 The Ethernet loading method and signal processing system of a kind of DSP and FPGA
CN108874432A (en) * 2018-08-17 2018-11-23 深圳市优驰科技有限公司 Radio firmware upgrade-system
US10198294B2 (en) 2015-04-17 2019-02-05 Microsoft Licensing Technology, LLC Handling tenant requests in a system that uses hardware acceleration components
US10216555B2 (en) 2015-06-26 2019-02-26 Microsoft Technology Licensing, Llc Partially reconfiguring acceleration components
US10270709B2 (en) 2015-06-26 2019-04-23 Microsoft Technology Licensing, Llc Allocating acceleration component functionality for supporting services
US10296392B2 (en) 2015-04-17 2019-05-21 Microsoft Technology Licensing, Llc Implementing a multi-component service using plural hardware acceleration components
CN109861981A (en) * 2018-12-28 2019-06-07 中科院计算技术研究所南京移动通信与计算创新研究院 A kind of signal frequency conversion sampling test control method, system, device and storage medium
CN110061992A (en) * 2019-04-22 2019-07-26 杭州迪普科技股份有限公司 A kind of method and Network Security Device of dynamic configuration FPGA
US10511478B2 (en) 2015-04-17 2019-12-17 Microsoft Technology Licensing, Llc Changing between different roles at acceleration components
CN112528346A (en) * 2019-09-02 2021-03-19 复旦大学 FPGA dynamic configuration system based on cloud encryption
CN112600937A (en) * 2020-12-29 2021-04-02 北京神州飞航科技有限责任公司 FPGA logic remote downloading method
CN113254372A (en) * 2020-08-07 2021-08-13 广东高云半导体科技股份有限公司 Method and system for providing a programmable microcontroller with a two-stage configuration process
CN113553084A (en) * 2021-09-17 2021-10-26 浙江威固信息技术有限责任公司 Online configuration system and online configuration method based on multiple FPGAs

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101125092A (en) * 2007-10-09 2008-02-20 哈尔滨工业大学(威海) Dynamic self-adjusting sound beam forming device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101125092A (en) * 2007-10-09 2008-02-20 哈尔滨工业大学(威海) Dynamic self-adjusting sound beam forming device

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
GREG BROWN: "Creating Field Upgradable Hardware Systems Using Enabling Technology from Goahead Software", 《XCELL JOURNAL》 *

Cited By (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102129416A (en) * 2010-12-07 2011-07-20 中国航空工业集团公司第六三一研究所 Configuration storage system and method thereof for data communication command table
CN102750175A (en) * 2012-07-10 2012-10-24 中国船舶重工集团公司第七二四研究所 Method for realizing FPGA (Field Programmable Gate Array) loading technology based on Nand Flash multiversion programs
CN103809987A (en) * 2012-11-07 2014-05-21 中国科学院微电子研究所 Method for replacing FPGA IP programs inside SOC by SOC
CN103067459A (en) * 2012-12-18 2013-04-24 四川九洲电器集团有限责任公司 Field programmable gate array (FPGA) remote loading device based on digital signal processor
CN103389669B (en) * 2013-07-26 2016-06-29 中国船舶重工集团公司第七一五研究所 A kind of processor program Remote Dynamic loading system based on FPGA/CPLD controller and method
CN103389669A (en) * 2013-07-26 2013-11-13 中国船舶重工集团公司第七一五研究所 Remote dynamic loading system and method for processor program on basis of FPGA (Field Programmable Gate Array) or CPLD (complex programmable logic device) controller
CN104360886A (en) * 2014-11-27 2015-02-18 中国船舶重工集团公司第七二四研究所 Multi-chip FPGA (Field Programmable Gate Array) program networking fast batch loading method
US11010198B2 (en) 2015-04-17 2021-05-18 Microsoft Technology Licensing, Llc Data processing system having a hardware acceleration plane and a software plane
US10511478B2 (en) 2015-04-17 2019-12-17 Microsoft Technology Licensing, Llc Changing between different roles at acceleration components
US10296392B2 (en) 2015-04-17 2019-05-21 Microsoft Technology Licensing, Llc Implementing a multi-component service using plural hardware acceleration components
US9792154B2 (en) 2015-04-17 2017-10-17 Microsoft Technology Licensing, Llc Data processing system having a hardware acceleration plane and a software plane
US10198294B2 (en) 2015-04-17 2019-02-05 Microsoft Licensing Technology, LLC Handling tenant requests in a system that uses hardware acceleration components
US9819542B2 (en) 2015-06-26 2017-11-14 Microsoft Technology Licensing, Llc Configuring acceleration components over a network
US10270709B2 (en) 2015-06-26 2019-04-23 Microsoft Technology Licensing, Llc Allocating acceleration component functionality for supporting services
US10216555B2 (en) 2015-06-26 2019-02-26 Microsoft Technology Licensing, Llc Partially reconfiguring acceleration components
CN105159731B (en) * 2015-10-12 2018-09-28 中国电子科技集团公司第五十四研究所 A kind of device of FPGA configuration file remote upgrade
CN105159731A (en) * 2015-10-12 2015-12-16 中国电子科技集团公司第五十四研究所 Field programmable gate array (FPGA) configuration file remote upgrading device
CN106843959A (en) * 2017-01-18 2017-06-13 株洲变流技术国家工程研究中心有限公司 A kind of FPGA remotely updating devices and method
CN106940632A (en) * 2017-03-06 2017-07-11 锐达互动科技股份有限公司 A kind of method of screen annotation
CN107465542A (en) * 2017-08-01 2017-12-12 郑州云海信息技术有限公司 A kind of remote management FPGA method and system
CN107819656B (en) * 2017-11-21 2020-04-28 上海航天测控通信研究所 FPGA remote online deployment device and method based on RS422 and CAN bus
CN107819656A (en) * 2017-11-21 2018-03-20 上海航天测控通信研究所 A kind of FPGA remote onlines deployment device and method based on RS422 and CAN
CN107918545A (en) * 2017-12-13 2018-04-17 天津光电通信技术有限公司 A kind of remote update system and its implementation based on ZYNQ
CN108153561B (en) * 2017-12-18 2021-12-07 北京遥测技术研究所 Ethernet loading method and signal processing system for DSP and FPGA
CN108153561A (en) * 2017-12-18 2018-06-12 北京遥测技术研究所 The Ethernet loading method and signal processing system of a kind of DSP and FPGA
CN108874432B (en) * 2018-08-17 2022-07-12 深圳市优驰科技有限公司 Wireless firmware upgrade system
CN108874432A (en) * 2018-08-17 2018-11-23 深圳市优驰科技有限公司 Radio firmware upgrade-system
CN109861981A (en) * 2018-12-28 2019-06-07 中科院计算技术研究所南京移动通信与计算创新研究院 A kind of signal frequency conversion sampling test control method, system, device and storage medium
US11568092B2 (en) 2019-04-22 2023-01-31 Hangzhou Dptech Technologies Co., Ltd. Method of dynamically configuring FPGA and network security device
CN110061992A (en) * 2019-04-22 2019-07-26 杭州迪普科技股份有限公司 A kind of method and Network Security Device of dynamic configuration FPGA
CN110061992B (en) * 2019-04-22 2021-12-24 杭州迪普科技股份有限公司 Method for dynamically configuring FPGA and network security equipment
CN112528346A (en) * 2019-09-02 2021-03-19 复旦大学 FPGA dynamic configuration system based on cloud encryption
CN113254372A (en) * 2020-08-07 2021-08-13 广东高云半导体科技股份有限公司 Method and system for providing a programmable microcontroller with a two-stage configuration process
CN112600937A (en) * 2020-12-29 2021-04-02 北京神州飞航科技有限责任公司 FPGA logic remote downloading method
CN113553084A (en) * 2021-09-17 2021-10-26 浙江威固信息技术有限责任公司 Online configuration system and online configuration method based on multiple FPGAs

Similar Documents

Publication Publication Date Title
CN101783812A (en) FPGA configuration system and configuration method based on network
CN105573789B (en) The many image upgrade loading methods of FPGA and device based on soft-core processor
CN101545933B (en) Remote intelligent update device for lightening detection and realization method thereof
CN103777972B (en) System, configuration method based on field programmable gate array and upgrade method
CN104935786B (en) A kind of method of image signal source and its processing picture signal based on soft processor
CN104702474A (en) FPGA (Field Programmable Gate Array)-based EtherCAT (Ethernet Control Automation Technology) main station device
CN103218337B (en) Based on wishbone bus realize main and master and slave with from the SOC (system on a chip) communicated and method
CN102609287A (en) Device for updating FPGA (Field Programmable Gate Array) from a long distance by CPU (Central Processing Unit) and method therefor
CN107918545A (en) A kind of remote update system and its implementation based on ZYNQ
CN105159731A (en) Field programmable gate array (FPGA) configuration file remote upgrading device
CN107562437A (en) A kind of system and method for the FPGA online upgradings based on the soft cores of MicroBlaze
CN102750249B (en) The method that host computer communicates with slave computer, Apparatus and system
CN106444657B (en) A kind of Modbus main website command processing method and main station controller
CN201562267U (en) FPGA configuration system based on internet
CN102955474A (en) Measurement control method and system of automobile ECU (electronic control unit)
CN103605542A (en) Online updater of FPGA configuration files
CN101996087A (en) Dynamical loading system and method for multi-core processor array program
CN106610789B (en) A kind of data processing method, apparatus and system
CN110175056A (en) A kind of control device and control method of heterogeneous platform Remote Dynamic load multiple target FPGA
CN103268243A (en) On-site execution unit remote online upgrade system of chained converter
US20090265492A1 (en) Data transmission device
CN108153536B (en) DSP online upgrading method for dynamically adjusting RAM space
CN104090792B (en) The dynamic loading method of logical file in a kind of broadband access network
CN106383726A (en) Signal adapter updating method based on image video transmission interface
CN101777037B (en) Method and system for searching data transmission in engine real-time system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C12 Rejection of a patent application after its publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20100721