CN101764795A - Link layer controller of IEEE1394 bus - Google Patents
Link layer controller of IEEE1394 bus Download PDFInfo
- Publication number
- CN101764795A CN101764795A CN200810240815A CN200810240815A CN101764795A CN 101764795 A CN101764795 A CN 101764795A CN 200810240815 A CN200810240815 A CN 200810240815A CN 200810240815 A CN200810240815 A CN 200810240815A CN 101764795 A CN101764795 A CN 101764795A
- Authority
- CN
- China
- Prior art keywords
- data
- link layer
- control
- interface
- buffering
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Information Transfer Systems (AREA)
Abstract
The invention relates to a link layer controller of an IEEE1394 bus, which comprises a host computer interface, a link layer core module, a data buffering and routing control module, a high-speed data interface module and a configuration register, wherein an external CPU (central processing unit) can read and write data buffering areas in the configuration register and the access data buffering and routing control module by the host computer interface; the data buffering and routing control module is positioned among the link layer core module and the host computer interface and a high-speed data interface, used for providing the switching control among different data receiving and sending channels and also provided with two asynchronous first-in first-out memories which are respectively used for the buffering of receiving and sending data and the synchronization of cross-clock domain data; and the configuration register is used for providing initial configuration and control for the link layer core module and the data buffering and routing control module and controlling and acquiring the working states of all modules of the link layer controller by the host computer interface reading and writing configuration register, and has good portability.
Description
Technical field
The present invention relates to the computer standard universal serial bus--the design of IEEE1394 bus protocol controller, particularly a kind of link layer controller that is applied to the IEEE1394 bus of space electronic technical field.
Background technology
In electronic system, in order to simplify hardware circuit design, optimization system structure, one group of circuit commonly used is configured to suitable interface circuit, is connected with ancillary equipment with each parts, and the shared connection line of this group is called bus.Adopt bus structures to be convenient to the expansion of parts and equipment, especially formulated unified bus standard, easier making realized interconnection between distinct device.Advanced bussing technique has crucial influence for the performance that improves electronic system.
On the spacecraft in early days, do not use bus structures, computer and each equipment, and the communication between each equipment is all defined by user oneself, there is not unified standard, connection between each electronic device unit often needs a large amount of cables, and the direct result that causes like this is that wiring is complicated, the volume of cable is big, Heavy Weight, power consumption height and communication efficiency are low.And, owing to do not adopt unified interface standard, also can bring a lot of other difficulties and inconvenient, be difficult to expand as equipment, equipment of every increase, the software and hardware of all associated equipment all will be changed; Moreover owing to do not seek unity of standard, it is very difficult that the test of equipment becomes, and can't adopt unified testing equipment and method of testing, is not easy to carry out the test of equipment, and the hardware and software cost of test is also very high; Also be not easy to the maintenance and the upgrading of system in addition.
Along with development of electronic technology, the performance of spacecraft is more and more higher, system becomes and becomes increasingly complex, requirement to data communication is also more and more higher, for the ease of carrying out modularization, standardized design and management, on satellite and airship, use standard bus structure to come building network, become the inevitable requirement and the development trend of spaceborne electronic system.
Since the nineties in 20th century, MIL-STD-1553B, CAN bussing technique progressively are applied to the electronic system of spacecraft, but the speed of these buses is all lower, and for example the flank speed of 1553B is 1Mbps.Along with the development of aerospace electron technology, the various space flight buses of using can not satisfy the requirement that spacecraft improves day by day at present, and therefore, exploitation space flight data/address bus at a high speed is imminent.
The IEEE1394 bus is a kind of commercial bus, is proposed by Apple company at first, and purpose is for the real-time digital transfer of data provides a high-speed interface, is mainly used in various digital multimedia devices.The IEEE1394 bus is as a kind of commercial bus of maturation, because the multiple advantage of himself, a lot of in the world countries all use the space of IEEE1394 bus and have given to show great attention to, and the high speed data bus of IEEE1394 bus as its following satellite platform all selected by a lot of spatial organizations.
The IEEE1394 bus protocol can be divided into three layers: physical layer, link layer and transaction layer.Generally, physical layer and link layer are finished by hardware, and transaction layer is mainly realized by software.Therefore, the IEEE1394 bus is applied to space flight, just must select high-grade IEEE1394 bus protocol control chip, to adapt to abominable space environment, but block at technology and the product of space flight high-tech area to China owing to be subjected to the west, the IEEE1394 bus device that satisfies the space flight requirement is difficult to obtain.
Summary of the invention
The object of the present invention is to provide a kind of IEEE1394 bus links layer controller, can or be used for the ASIC flow by the FPGA realization with better portability.Use high-grade FPGA device to realize, or after having the ASIC flow of anti-irradiation technique, this controller can be used for avionics equipment, the aerospace level device that solves the IEEE1394 bus is difficult for obtaining problem.
For achieving the above object, a kind of IEEE1394 bus links layer controller provided by the present invention, it is characterized in that described link layer controller comprises: host interface, link layer nucleus module, data buffering and routing module control, high speed interface and configuration register; Outside CPU can read and write configuration register, the data buffering area is carried out accessing operation by described host interface; Described data buffering and routing module control are between host interface, high speed interface and the link layer nucleus module, provide different transceive data interchannel switching controls, use two asynchronous first-in/first-out memory FIFO (First InFirst Out) in described data buffering and the routing module control, be respectively applied for the buffering and the cross clock domain data synchronization of transceive data; Described configuration register links to each other with routing module control, high speed interface with link layer nucleus module, data buffering respectively with condition line by control line, be used to provide initial configuration and control and obtaining to each module operating state of link layer controller to link layer controller;
Described link layer nucleus module is used for realizing comprising all functions of IEEE1394 bus protocol link layer: physical layer link layer interface, data buffering processing unit, data packet transceive unit, cyclic redundancy CRC check unit and cycle controller;
Described physical layer link layer interface is used to provide the standard interface between link layer and physical chip;
Described data buffering processing unit is used to the transfer of data between data packet transceive module and the physical layer link layer interface that the data buffering function is provided;
Described data packet transceive unit is the core of link layer nucleus module, links to each other with routing module control with data buffering processing unit, cyclic-redundancy-check unit, cycle controller and data buffering by bidirectional data line;
Described cyclic redundancy (CRC) verification unit, the CRC check function when being used to transceive data is provided;
Described cycle controller, comprise: cycle timer and cycle monitor, service when being used for waiting, cycle timer is one 32 a timer, be used to produce the timing signal of 125us and time of each node synchronously, cycle monitor is used for monitoring cycle timer, and can produce circulation and begin bag and corresponding bus application;
When sending data, described data packet transceive unit according to the protocol requirement of IEEE1394 to sent packet carry out framing, CRC check, according to different type of data packet by physical layer after bus is sent bus application signal, is obtained bus, transmit packet by the physical layer link layer interface to universal serial bus; Receive to send behind the non-Broadcasting-Asynchronous bag and confirm bag, also can produce and send circulation and begin to wrap bus if this node is a cycle controller;
When receiving data, described data packet transceive unit can receive physical layer and transmit, packet from universal serial bus, go forward side by side analysis, address decoding and the CRC check of line data bag, if the packet rs destination node that transmits on the universal serial bus after deciphering is that this node and CRC check are correct, then receive this packet, and send to data buffering and routing module control after data are recombinated as requested.
Described host interface provides a kind of 16 general bit CPU interfaces, links to each other with configuration register, data buffering and routing module control with some control lines by 16 BDB Bi-directional Data Bus; The sequential of described host interface is finished under its clock signal that provides control by outer CPU, host interface is to the read-write of configuration register, and the clock synchronization that the read-write of data bufferings and routing module control is all provided with CPU, the frequency maximum of this clock signal can reach 50Mhz.
In addition, in order to satisfy the needs of a large amount of high speed data transfer, the link layer controller of described IEEE1394 bus also comprises a special high speed interface, this high speed interface links to each other with configuration register with routing module control with data buffering, is used to provide link layer controller directly outside high-speed memory directly to be carried out the interface of access; Described high speed interface is 16 to the data width of external memory storage, is 32 to the data width of inside, and work clock is produced by the clock division of link layer nucleus module clock internal control circuit according to the physical layer input.
Described high-speed memory comprises: high speed FIFO and dual port RAM have solved when transmitting when waiting the bottleneck problem of a large amount of high speed data transfer.
Described data buffering and routing module control comprise: asynchronous transmission FIFO, general reception FIFO and data routing unit;
Described asynchronous transmission FIFO is between host interface and the data routing module control, is an asynchronous FIFO that sends asynchronous data packets, is used to send the data buffering and the different clock-domains data synchronization of asynchronous data packets; Host interface writes packet to be sent to asynchronous transmission FIFO under host clock control, data buffering and routing module control be sense data under internal clocking control, and the degree of depth of asynchronous transmission FIFO is 512, and data width is 32;
Described general reception FIFO is one and can receives all types packet between host interface and data routing unit, the degree of depth 512, and the asynchronous FIFO that width is 32, its function is similar to asynchronous transmission FIFO, but data direction is opposite;
Described data routing unit is used for route control, and the data-bus width of input and output is all 32, and the one end links to each other with the link layer nucleus module, and the other end receives FIFO with transmission and high speed interface links to each other; When receiving data, the data routing unit is according to the control bit of configuration register, and control data outputs to general reception FIFO or high speed interface; When sending data, output to the link layer nucleus module according to control corresponding position reading of data from send FIFO or high speed interface.
Described configuration register comprises some 32 registers group, and this registers group is used to provide the control to link layer controller, and the operating state that link layer controller is provided.
Described cycle timer is one 32 a timer, all compatible IEEE1394 bus protocol of its function and form.
The definition of the signal of described physical layer link layer interface and sequential relationship meet the IEEE1394 bus protocol, the signal that uses comprises: 7 bidirectional data line D, two two-way control line Ctl, link layer request signal Lreq, link layer power state signal LPS, link layer start signal LinkOn, the clock signal Sclk of 50Mhz; Wherein, the clock Sclk of 50Mhz is the element task clock of link layer controller, and except that the read-write of host interface and configuration register, other all modules all are operated in this clock or are under the clock control that derives of basis with this clock.
Described physical layer link layer interface has adopted fault-tolerant design, is used for analyzing and handling at the various mistakes that control signal Ctl may occur.Avoided physical layer in the link layer control signals transmitted, the gross error that probable bit error causes to occur like this.
Described link layer controller uses the VerilogHDL language description to realize, adopts the sequential logic design, and each module all is synchronized to the corresponding work clock.
When sending packet, the packet that writes specified format by host interface or high speed interface is to data buffering and routing module control; Asynchronous FIFO by data buffering and routing module control is realized the control of buffering, multi-clock zone data synchronization and the data route of data, enters the link layer core then; In the link layer core, carry out the framing of data according to the form of different types of data bag in the IEEE1394 agreement, and CRC check, send the bus arbitration application of respective type to universal serial bus by the physical layer link layer interface, after obtaining the control of bus, begin by transmitting packet to universal serial bus according to the speed (100Mpbs, 200Mpbs or 400Mpbs) of appointment with the interface of physical layer; After sending ED,, then wait for the affirmation bag that destination node is returned if transmission is non-Broadcasting-Asynchronous bag.
When receiving packet, be received in data packets for transmission on the universal serial bus by the physical layer link layer interface, at the link layer nucleus module packet that receives is carried out the decoding of address and type of data packet, if the destination node of this packet is not this node, the then reception of forgo data bag; Otherwise begin to receive packet and carry out CRC check (as the then reception of forgo data bag of check errors), the data that receive are outputed to data buffering and routing module control according to the form of appointment, in this module, finish multi-clock zone data synchronization and buffering, and, arrive transaction layer or application program by host interface or high speed interface dateout according to route control; If what receive is non-Broadcasting-Asynchronous bag, after receiving packet, the link layer nucleus module can return an affirmation and wrap universal serial bus.
The present invention has following advantage:
Introduced fault-tolerant design in this link layer controller design, guaranteed that this link layer controller has higher reliability.
The link layer controller of IEEE1394 bus of the present invention and IEEE1394 bus protocol standard are compatible fully, support the data transmission rate of 100Mbps, 200Mbps and 400Mbps, whole design uses the VerilogHDL language description to realize, adopt the thought of sequential logic design, all Module Design all are synchronized to the corresponding work clock, have guaranteed the high-performance of design.Do not have to use the special resource at certain FPGA in design, therefore, this link layer controller has good versatility, does not rely on the FPGA of certain concrete model, also can be used for the ASIC flow and produce.
Utilize link layer controller of the present invention to realize in the FPGA of aerospace level, perhaps utilize the ASIC flow of anti-irradiation and highly reliable technology, high-grade device is difficult for obtaining problem in the time of can solving the IEEE1394 bus and be applied to China's space mission.
Description of drawings
Fig. 1 is that the system of IEEE1394 link layer controller of the present invention forms schematic diagram;
Fig. 2 is the composition structure chart of data buffering of the present invention and routing module control;
Fig. 3 is the composition structure chart of link layer nucleus module of the present invention;
The flow chart of fault-tolerant design in Fig. 4 link layer physical layer interface.
Embodiment
The present invention is described in detail with reference to the accompanying drawings.
As shown in Figure 1, the present invention is made up of 5 basic modules altogether: host interface, high speed interface, data buffering and route, link layer nucleus module and configuration register.
Host interface partly provides a kind of 16 general bit CPU interfaces, can realize cooperating with the sequential of different CPU by this interface.Host interface module links to each other with configuration register, data buffering and routing module control by 16 BDB Bi-directional Data Bus and some control lines in inside.Outside CPU uses this interface can read and write the configuration register of link layer controller inside, the data buffering area is carried out accessing operation: write packet to be sent or read the packet that receives.The sequential of host interface is finished under its clock signal that provides control by outer CPU, therefore host interface is to the read-write of configuration register, and the clock synchronization that the read-write of data bufferings and routing module control is all provided with outer CPU, the frequency maximum of this clock signal can reach 50Mhz.
High speed interface links to each other with routing module control with data buffering by 32 BDB Bi-directional Data Bus, link layer controller directly carries out access to outside high-speed memory a interface is provided, this interface can the direct access outside high-speed memory, comprise high speed FIFO, dual port RAM etc., solved when transmitting when waiting the transmission bottleneck problem of a large amount of high-speed datas.The high speed interface externally data width of (external memory storage) is 16, and internally the data width of (data buffering and routing module control) is 32, and work clock is by the clock generating of link layer controller clock internal control circuit according to the physical layer input.
As shown in Figure 2, data buffering partly links to each other with high speed interface with host interface with routing module control one end, and the other end links to each other with the link layer core, is subjected to the control of configuration register simultaneously.Data buffering and routing module control are made up of 3 parts: asynchronous transmission FIFO, general reception FIFO and data routing module.The function of data routing module is route control, and the data-bus width of input and output is 32, and the one end links to each other with the link layer core, and the other end receives FIFO with transmission and high speed interface links to each other.The data routing module is according to the control bit of configuration register when receiving data, and control data outputs to general reception FIFO or high speed interface; When sending data, output to the link layer core according to control corresponding position reading of data from send FIFO or high speed interface.Asynchronous transmission FIFO is between host interface and the route control, is an asynchronous FIFO, and the function that provides is data buffering and different clock-domains data synchronization.Host interface writes data to FIFO under host clock control, routing module control is sense data under internal clocking control, and the degree of depth of FIFO is 512, and data width is 32.General reception FIFO is a degree of depth 512 between host interface and data routing module, the asynchronous FIFO that width is 32, and the function that provides is similar to asynchronous transmission FIFO, but data direction is opposite.
As shown in Figure 3, the link layer nucleus module is realized all functions of link layer in the IEEE1394 bus protocol, comprises modules such as physical layer link layer interface, data buffering processing, data packet transceive module, CRC check module and cycle controller.
The physical layer link layer interface partly provides the standard interface with physical chip, the definition of this interface signal and sequential relationship meet the IEEE1394 bus protocol, the signal that uses has: 7 bidirectional data line D, two two-way control line Ctl, link layer request signal Lreq, link layer power state signal LPS, link layer start signal LinkOn, the clock signal Sclk of 50Mhz etc.Wherein, the clock Sclk of 50Mhz is the element task clock of link layer controller, except that the read-write of host interface part and configuration register, and the clock that other all modules are all used this clock or derived as the basis with this clock.In order to improve the reliability of this invention link layer controller, in the design of physical layer link layer interface, adopted fault-tolerant design, its major function is when avoiding physical layer control signal in the transmission course of link layer an error code to occur, the mistake that may cause, the various mistakes that may occur at control signal Ctl in design are analyzed and are handled.
As shown in Figure 4, handling process is as follows:
Step1: receive the Ctl signal, and judge its value;
Step2:, otherwise continue if Ctl=00B then forwards Step1 to;
Step3: if Ctl=01B then receives the data on the data wire D continuously, finish, forward Step1 then to, otherwise continue until this state (Ctl=01B);
Step4: judging whether 10B of Ctl, is then to forward Step7 to, otherwise continues;
Step5: judge that link layer controller has sent the bus application? not: forwarding Step1 to, is then to continue;
Step6: take over bus, send packet, transmission turns back to Step1 after finishing;
Is Step7: the value of judgment data line FFH? not: forwarding Step1 to, is then to continue;
Step8: receive current data, enter the next clock cycle, continue;
Whether the value of Step9:Ctl 00B, not: forward Step8 to, be: continue;
Step10: judge whether to receive 4 complete byte datas, not: forwarding Step8 to, is then to return Step1.
Wherein, the data buffering processing module is that an asynchronous FIFO provides the data buffering function.
The transceiver module of packet is the core of link layer core, links to each other with routing module control with data buffering processing module, CRC module, cycle controller module and data buffering by bidirectional data line.This module mainly provides function to be when sending data: carry out framing, CRC check, send bus arbitration signal, send after receiving non-Broadcasting-Asynchronous bag and confirm bag to bus by physical layer according to different type of data packet to sent packet according to the protocol requirement of IEEE1394, also can produce and send circulation and begin to wrap bus if this node is a cycle controller.When receiving data, the data packet transceive module can receive the packet from universal serial bus that physical layer is transmitted, analysis, address decoding and the CRC check of the line data bag of going forward side by side.If the packet rs destination node that transmits on the universal serial bus after deciphering is that this node and CRC check are correct, then receives this packet, and send to data buffering and routing module control after data are recombinated as requested.
Cyclic redundancy check (CRC) function when the CRC module provides transceive data when sending packet, is partly carried out CRC check to data packet header and data payload respectively as required, produces check code; When receiving packet, the data that receive are carried out verification, and judge whether check results is correct.
Cycle controller is made up of cycle timer and cycle monitor, and cycle timer is one 32 a timer, all compatible IEEE1394 bus protocol of its function and form.If the residing node of link layer controller is a root node, cycle monitor can be sent the application that a transmission circulation begins to wrap by every 125us, and provides circulation to begin to wrap required data to data transmit-receive module.
Configuration register partly provides several registers group of 32, and the effect of this registers group provides the control to link layer controller, and a few thing state of link layer controller is provided simultaneously.Configuration register one end links to each other with host interface, the control bit and the mode bit of the configuration register that can read and write by host interface.Configuration register also links to each other with other parts in the link layer controller in addition, is used for implementing control and obtains state.For example the data that can select to send by configuration register are from host interface or high speed interface, return the type of confirming bag etc.; Also can obtain the state that packet sends, the data volume among the FIFO etc. by configuration register.
Claims (10)
1. the link layer controller of an IEEE1394 bus is characterized in that, described link layer controller comprises: host interface, link layer nucleus module, data buffering and routing module control, high speed interface module and configuration register; Outer CPU can be read and write data buffer zone in configuration register, access data buffering and the routing module control by described host interface; Described data buffering and routing module control are between link layer nucleus module and host interface and the high speed interface, be used to provide different transceive data interchannel switching controls, wherein, described data buffering and routing module control have also used two asynchronous first-in/first-out memories, are respectively applied for the buffering and the cross clock domain data synchronization of transceive data; Described configuration register is used to provide initial configuration and the control to link layer nucleus module, data buffering and routing module control, implements to control and obtain the operating state of each module of link layer controller by described host interface read-write configuration register;
Described link layer nucleus module is used for realizing comprising all functions of IEEE1394 bus protocol link layer: physical layer link layer interface, data buffering processing unit, data packet transceive unit, cyclic-redundancy-check unit and cycle controller;
Described physical layer link layer interface is used to provide the link layer of IEEE1394 bus protocol regulation and the standard interface between physical layer;
Described data buffering processing unit uses an asynchronous first-in/first-out memory to provide the data buffering function as the transceive data bag;
Described data packet transceive unit is the core of link layer nucleus module, links to each other with routing module control with data buffering processing unit, cyclic-redundancy-check unit, cycle controller and data buffering by bidirectional data line;
Described cyclic-redundancy-check unit, the cyclic redundancy check (CRC) function when being used to transceive data is provided;
Described cycle controller comprises cycle timer and cycle monitor, service when being used for waiting;
When sending packet, the packet that writes specified format by host interface is to data buffering and routing module control; Realize the control of buffering, multi-clock zone data synchronization and the data route of data again by the asynchronous first-in/first-out memory of data buffering and routing module control; Then, enter the link layer nucleus module, carry out the framing and the cyclic redundancy check (CRC) of data according to the form of different types of data bag in the IEEE1394 bus protocol; Send the bus application of respective type at last to physical layer by the physical layer link layer interface; After this link layer chip place node obtains bus control right, begin to transmit packet to universal serial bus according to the speed of appointment by the physical layer link layer interface;
After packet is sent completely,, waits for then that destination node is returned and confirm bag,, also can produce and send circulation and begin to wrap bus if this link layer control chip place node is a cycle controller if what send is non-Broadcasting-Asynchronous bag;
When receiving packet, transmit by physical layer link layer interface reception physical layer, data packets for transmission on universal serial bus, at the link layer nucleus module, described data packet transceive unit carries out the decoding of address and type of data packet to the packet that receives, if the destination node of this packet is not this node, then the reception of forgo data bag; Otherwise, begin to receive packet and carry out CRC check, as the then reception of forgo data bag of check errors, then the data that receive are outputed to data buffering and routing module control according to the form of appointment as correct, in this module, finish multi-clock zone data synchronization and buffering, and, arrive transaction layer or application program by the host interface dateout according to route control; If what receive is non-Broadcasting-Asynchronous bag, after finishing packet and receiving, the link layer nucleus module returns an affirmation and wraps universal serial bus.
2. the link layer controller of IEEE1394 bus according to claim 1, it is characterized in that, described host interface provides a kind of 16 general bit CPU interfaces, link to each other with configuration register, data buffering and routing module control with control line with the number of address line by 16 BDB Bi-directional Data Bus, realize and the interface of transaction layer, finish data transmit-receive and handle;
The sequential of described host interface is finished under its clock signal that provides control by the CPU of outside, host interface is to the read-write of configuration register, and the clock synchronization that the read-write of data bufferings and routing module control is all provided with CPU, the frequency maximum of this clock signal can reach 50Mhz.
3. the link layer controller of IEEE1394 bus according to claim 1, it is characterized in that, described high speed interface and host interface are arranged side by side, be used to provide link layer controller directly outside high-speed memory directly to be carried out the interface of access, this high speed interface links to each other with configuration register with routing module control with data buffering;
Described high speed interface is 16 to the data width of external memory storage, is 32 to the data buffering of inside and the data width of routing module control, and work clock is produced by the clock division of physical layer input.
4. the link layer controller of IEEE1394 bus according to claim 3 is characterized in that, described high-speed memory comprises: high speed pushup storage and Double Port Random Memory.
5. the link layer controller of IEEE1394 bus according to claim 1 is characterized in that, described data buffering and routing module control comprise: asynchronous transmission pushup storage, general reception pushup storage and data routing unit;
Described asynchronous transmission pushup storage is between host interface and the data routing unit, is an asynchronous first-in/first-out memory that sends asynchronous data packets, is used to send the data buffering and the different clock-domains data synchronization of asynchronous data packets; Host interface writes packet to be sent to the asynchronous transmission pushup storage under host clock control, data buffering and routing module control be sense data under internal clocking control, the degree of depth of asynchronous transmission pushup storage is 512, and data width is 32;
Described general reception pushup storage is between host interface and data routing unit, be one and can receive all types packet, the degree of depth 512, the asynchronous first-in/first-out memory that width is 32, its function is similar to the asynchronous transmission pushup storage, but data direction is opposite;
Described data routing unit is used for route control, and the data-bus width of input and output is all 32, and the one end links to each other with the link layer nucleus module, and the other end receives pushup storage with transmission and high speed interface links to each other; When receiving data, the data routing unit is according to the control bit of configuration register, and control data outputs to general reception pushup storage or high speed interface; When sending data, output to the link layer nucleus module according to control corresponding position reading of data from send pushup storage or high speed interface.
6. the link layer controller of IEEE1394 bus according to claim 1, it is characterized in that, described configuration register, comprise some 32 registers group, this registers group is used for providing the control to each module of link layer controller, and the operating state that link layer controller is provided.
7. the link layer controller of IEEE1394 bus according to claim 1 is characterized in that, described cycle timer is one 32 a timer, is used to produce the timing signal of 125us and time of each node synchronously;
Described cycle monitor is used for monitoring cycle timer, and can produce circulation and begin bag and corresponding bus application.
8. the link layer controller of IEEE1394 bus according to claim 1, it is characterized in that, the signal definition of described physical layer link layer interface and sequential relationship meet the IEEE1394 bus protocol, the signal that uses comprises: 7 bidirectional data line D, two two-way control line Ctl, link layer request signal Lreq, link layer power state signal LPS, link layer start signal LinkOn, the clock signal Sclk of 50Mhz;
Wherein, 50Mhz clock Sclk is the element task clock of link layer controller, and except that the read-write of host interface and configuration register, other all modules all are operated in this clock or are under the clock control that derives of basis with this clock.
9. the link layer controller of IEEE1394 bus according to claim 1 is characterized in that, described physical layer link layer interface has adopted fault-tolerant design, is used for analyzing and handling at the various mistakes that control signal Ctl may occur.
10. the link layer controller of IEEE1394 bus according to claim 1 is characterized in that, described link layer controller uses the VerilogHDL language description to realize, adopts the sequential logic design, and each module all is synchronized to the corresponding work clock.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200810240815 CN101764795B (en) | 2008-12-23 | 2008-12-23 | Link layer controller of IEEE1394 bus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200810240815 CN101764795B (en) | 2008-12-23 | 2008-12-23 | Link layer controller of IEEE1394 bus |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101764795A true CN101764795A (en) | 2010-06-30 |
| CN101764795B CN101764795B (en) | 2012-12-12 |
Family
ID=42495783
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200810240815 Expired - Fee Related CN101764795B (en) | 2008-12-23 | 2008-12-23 | Link layer controller of IEEE1394 bus |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101764795B (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102063397A (en) * | 2010-12-01 | 2011-05-18 | 南京因泰莱电器股份有限公司 | High-speed serial data bus for high-voltage relay protection device |
| CN102761466A (en) * | 2011-04-25 | 2012-10-31 | 中国科学院空间科学与应用研究中心 | IEEE (Institute of Electrical and Electronics Engineers) 1394 bus data record processing system and method |
| CN102929836A (en) * | 2012-08-17 | 2013-02-13 | 中国科学院空间科学与应用研究中心 | Special ASIC (Application Specific Integrated Circuit) chip system for spaceflight |
| CN106844256A (en) * | 2017-02-22 | 2017-06-13 | 天津大学 | A kind of active power distribution network real-time simulator internal interface method for designing based on many FPGA |
| CN112685350A (en) * | 2020-12-24 | 2021-04-20 | 西安翔腾微电子科技有限公司 | 1394link layer chip internal data routing scheduling circuit and scheduling method thereof |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106713094B (en) * | 2016-12-26 | 2020-05-08 | 北京旋极信息技术股份有限公司 | 1394 data acquisition module |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1426203A (en) * | 2001-12-11 | 2003-06-25 | 深圳市中兴通讯股份有限公司上海第二研究所 | Transmission device and method for data package between different buses |
| CN100471156C (en) * | 2007-03-07 | 2009-03-18 | 今创集团有限公司 | Data bus bridge and its working method |
-
2008
- 2008-12-23 CN CN 200810240815 patent/CN101764795B/en not_active Expired - Fee Related
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102063397A (en) * | 2010-12-01 | 2011-05-18 | 南京因泰莱电器股份有限公司 | High-speed serial data bus for high-voltage relay protection device |
| CN102063397B (en) * | 2010-12-01 | 2013-06-05 | 南京因泰莱电器股份有限公司 | High-speed serial data bus for high-voltage relay protection device |
| CN102761466A (en) * | 2011-04-25 | 2012-10-31 | 中国科学院空间科学与应用研究中心 | IEEE (Institute of Electrical and Electronics Engineers) 1394 bus data record processing system and method |
| CN102761466B (en) * | 2011-04-25 | 2015-04-15 | 中国科学院空间科学与应用研究中心 | IEEE (Institute of Electrical and Electronics Engineers) 1394 bus data record processing system and method |
| CN102929836A (en) * | 2012-08-17 | 2013-02-13 | 中国科学院空间科学与应用研究中心 | Special ASIC (Application Specific Integrated Circuit) chip system for spaceflight |
| CN102929836B (en) * | 2012-08-17 | 2015-06-10 | 中国科学院空间科学与应用研究中心 | Special ASIC (Application Specific Integrated Circuit) chip system for spaceflight |
| CN106844256A (en) * | 2017-02-22 | 2017-06-13 | 天津大学 | A kind of active power distribution network real-time simulator internal interface method for designing based on many FPGA |
| CN106844256B (en) * | 2017-02-22 | 2020-09-11 | 天津大学 | Active power distribution network real-time simulator internal interface design method based on multiple FPGAs |
| CN112685350A (en) * | 2020-12-24 | 2021-04-20 | 西安翔腾微电子科技有限公司 | 1394link layer chip internal data routing scheduling circuit and scheduling method thereof |
| CN112685350B (en) * | 2020-12-24 | 2023-01-31 | 西安翔腾微电子科技有限公司 | 1394link layer chip internal data routing scheduling circuit and scheduling method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101764795B (en) | 2012-12-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101764795B (en) | Link layer controller of IEEE1394 bus | |
| CN100471156C (en) | Data bus bridge and its working method | |
| CN101753388B (en) | Routing and interface device suitable for on-chip and inter-chip extension of multi-core processor | |
| CN110471872B (en) | System and method for realizing M-LVDS bus data interaction based on ZYNQ chip | |
| CN110837486B (en) | FlexRay-CPCIe communication system based on FPGA | |
| CN112860612A (en) | Interface system for interconnecting bare core and MPU and communication method thereof | |
| CN114168520B (en) | Optical fiber communication bus device, equipment and system | |
| CN104281548A (en) | Method, device and system for data transmission based on AXI bus | |
| CN103905281A (en) | FC-AE-1553 bus node card capable of interchangeably achieving functions of network controller and network terminal | |
| CN102035723A (en) | On-chip network router and realization method | |
| WO2022166423A1 (en) | Clock domain system and management method for interconnected dies | |
| CN103036685A (en) | DP83849C-based AFDX interface converter | |
| CN101764794B (en) | Programmable IEEE1394 bus monitoring system and monitoring method thereof | |
| CN107562672A (en) | A kind of system and method for improving vector network analyzer message transmission rate | |
| CN110635985A (en) | FlexRay-CPCIe communication module | |
| CN108563501B (en) | Interrupt request method and device for dynamic reconfigurable high-speed serial bus | |
| CN201355815Y (en) | IEEE1394 bus protocol controller applied in space technology | |
| CN105515673B (en) | A kind of optical-fibre channel node card | |
| CN103684945B (en) | General SpaceWire node apparatus | |
| CN205103813U (en) | SpaceWire bus node communication module based on PCI interface | |
| CN210155653U (en) | Device for realizing M-LVDS bus data interaction based on ZYNQ chip | |
| CN205091734U (en) | SpaceWire bus node communication module based on CPCI interface | |
| CN104035913B (en) | High-performance BW100 chip based SAR (Synthetic Aperture Radar) parallel processing method and device | |
| CN203950307U (en) | Based on the SAR parallel processing apparatus of high-performance BW100 chip | |
| CN103902229A (en) | Blade storage device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20121212 Termination date: 20181223 |