CN101699402B - Multi-mode startup embedded system - Google Patents
Multi-mode startup embedded system Download PDFInfo
- Publication number
- CN101699402B CN101699402B CN 200910221013 CN200910221013A CN101699402B CN 101699402 B CN101699402 B CN 101699402B CN 200910221013 CN200910221013 CN 200910221013 CN 200910221013 A CN200910221013 A CN 200910221013A CN 101699402 B CN101699402 B CN 101699402B
- Authority
- CN
- China
- Prior art keywords
- mode
- embedded system
- startup
- external memory
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Stored Programmes (AREA)
Abstract
The invention discloses a multi-mode startup embedded system, comprising a chip mode configuration port (101), a configuration control register (102), an internal memory (106), an external memory interface (105), an I/O communication module (104), a CPU (103) and a system bus (107). After the system is electrified, the startup mode of the system is determined according to information of the chip configuration port, wherein the startup mode of the system comprises startup from the internal memory, startup from the external memory, startup from the external communication equipment and the like. Users can select the startup mode of the embedded system through the chip mode configuration port. The invention not only can realize multi-mode startup of the embedded system, but also can realize multimode upgrading of system firmware, and meets the requirement of upgrading once again and multiple applications on the embedded system currently.
Description
Technical field
The present invention relates to embedded microprocessor application system (being called for short " embedded system "), relate in particular to a kind of embedded system of multi-mode startup.This system's supporting chip internally storer start, from external memory storage start, from various modes Starting mode such as external communications equipment startups, bring great convenience for the concrete application of chip.
Background technology
Along with the development of microelectric technique, embedded system has obtained in fields such as consumer electronics, network communication, Industry Control to use widely.Embedded system is different from the PC system, and it is application-centered, and software and hardware is to customize according to the difference of using, and being applicable to has the computer system of taking all factors into consideration to power consumption, reliability, cost etc., also is the system that a kind of software and hardware is integrated in one.
At present, the typical embedded system comprises CPU, RAM, BOOT Device (depositing the equipment of start-up code), periphery communication interface, wherein BOOT Device before dispatching from the factory, need to use special-purpose method for burn-recording the BOOT burning program in BOOT Device.This system has only a kind of start-up mode usually, also claims single start-up mode, and promptly the BOOT program starts internally.There is an outstanding shortcoming in the embedded system of single start-up mode, in case promptly BOOT Device damages, embedded system can't operate as normal.Along with the development of integrated circuit technique, embedded system work under different mode has become weighs the index that embedded system whether can widespread use.Therefore can under various modes, work, embedded system that simultaneously can convenient firmware updating becomes the inexorable trend of embedded technology development.
Summary of the invention
The present invention provides a kind of embedded system of multi-mode startup, and the technical matters that solve is to make an embedded system can support the Starting mode of various modes, improves the reliability and the ease for use of embedded system.
For achieving the above object, the technical scheme that the present invention adopts is: a kind of embedded system of multi-mode startup comprises:
The chip mode configured port, this port is made up of at least two signal input parts, through the configuration signal of said signal input part being selected any one start-up mode in the multi-mode;
Configuration control register, this configuration control register is connected with the chip mode configured port, is used to shine upon the configuration information of chip mode configured port; Configuration control register is made up of one group of register; Have clock module control field and operational mode control field in said one group of register; The clock module control field is used for defining the clock that uses when embedded system starts, and the operational mode control field is used for defining the operational mode when starting;
Internal storage, program and data when being used to store embedded system startup and operation;
External memory interface is used for embedded system and when starting with operation, is connected external memory storage and controls the read-write operation to external memory storage;
The I/O communication module, be used for embedded system start and during operation and external communications equipment carry out message exchange;
CPU is used to carry out the firmware that is stored on internal storage or the external memory storage, or carries out from the instruction of I/O communication module input, is the control and the performance element of embedded system;
System bus is used for the inner signal of embedded system and connects; Said CPU through system bus respectively with configuration control register, internal storage, I/O communication module, external memory interface is two-way is connected.
The related content of technique scheme is explained as follows:
1, in the such scheme, the start-up mode of said embedded system mainly contains following three types:
(1) starts from the chip internal storer.Internal storage can be ROM, FLASH or RAM.
(2) start from the chip exterior storer.
(3) start from the chip exterior communication apparatus.
But the possibility of also not getting rid of other can increase the startup module definition in the practical application again.
2, the embedded system of multi-mode startup of the present invention also comprises various functional modules, mainly refers to following three types module:
(1) when embedded system development, is used for the module of debugging software program, such as jtag controller.
(2) be used for the module of test performance or quality at embedded system development or when producing, such as the FLASH test controller.
(3) application module when embedded system is used is such as as the application module of SIM control chip, as application module of USB flash disk control chip or the like.
The present invention starts method and firmware upgrade method is following:
1, during the embedded system electrifying startup, embedded system will will be decided the start-up mode of system according to user configured start-up mode by the chip mode configured port.Specifically, the user passes to configuration control register when the value of chip mode configured port definition will power in system, and afterwards, embedded system can read user configuration information from configuration control register, the start-up mode of decision systems when starting.
2, after embedded system starts, will read startup and application program from different storeies according to model selection.Here different storeies is meant internal storage and external memory storage.Internal storage generally comprises: ROM, FLASH, RAM etc.; The external memory storage general reference is used to preserve memory of data outside embedded system.Embedded system can also be selected to carry out information interaction with external communications equipment and come start-up system and working procedure according to start-up mode.
Situation about 3, need upgrade for firmware both can adopt the external communications equipment load mode, also can adopt renewal and the correction of carrying out firmware from the external memory storage lead-in mode.After firmware update finishes, can also utilize external communications equipment and external memory storage that the content of upgrading firmware is verified, to guarantee that update content is written into by complete sum safely.
Because the technique scheme utilization, the present invention compared with prior art has advantage and effect:
1, the present invention provides embedded system to select the scheme of multi-mode startup on hardware, and the user can select the start-up mode of embedded system through the chip mode configured port.This is enough to guarantee embedded system under the situation of a certain mode failures even, still can use other patterns to proceed work, has obviously strengthened the fault tolerance of embedded system.Embedded system user after startup can change system running pattern once more through configuration operation pattern control field.
2, the present invention has also guaranteed the safety upgrade to firmware from hardware, if firmware is kept in the external memory storage, then can come firmware updating through the mode of direct replacing external memory storage; If firmware is kept in the storer of inner rewritable type, be example with FLASH, can or read in modes such as external memory storage through external communications equipment, new firmware is write among the FLASH.Even situation such as unexpected power down or failure in renewal process, occur, still can come to accomplish again writing through the method for preference pattern to firmware among the FLASH.
In a word, utilize the present invention, can realize the multi-mode startup of embedded system, and can realize the safety upgrade of embedded system firmware.
Description of drawings
Accompanying drawing 1 is the embedded system functional-block diagram of multi-mode startup of the present invention;
Accompanying drawing 2 is the embedded system embodiment functional-block diagram of multi-mode startup of the present invention;
Accompanying drawing 3 is an embodiment of the invention configuration control register block scheme.
In the above accompanying drawing: 10, embedded system; 11, external memory storage; 12, external communications equipment; 101, chip mode configured port; 102, configuration control register; 103, CPU; 104, I/O communication module; 105, external memory interface; 106, internal storage; 107, RAM; 108, ROM; 109, FLASH; 201, clock module control field; 202, operational mode control field.
Embodiment
Below in conjunction with accompanying drawing and embodiment the present invention is further described:
Embodiment: a kind of safety embedded system of multi-mode startup
Fig. 1 is a system principle block scheme of the present invention, finds out that from Fig. 1 this system comprises following ingredient:
1, the chip mode configured port 101, and this port constitutes (certainly also three or four signal input parts) by two signal input parts, through the configuration signal of said signal input part being selected any one start-up mode in the multi-mode.Chip mode configured port 101 is used for the start-up mode of configuring chip.
2, configuration control register 102, and this configuration control register 102 is connected with chip mode configured port 101, is used to shine upon the configuration information of chip mode configured port 101.
3, internal storage 106, program and data when being used to store embedded system startup and operation.
4, external memory interface 105, are used for embedded system and when starting with operation, are connected external memory storage 11 and control the read-write operation to external memory storage 11.
5, the I/O communication module 104, be used for embedded system start and during operation and external communications equipment 12 carry out message exchange.
6, CPU 103, are used to carry out the firmware that is stored on internal storage 106 or the external memory storage 11, or carry out from the instruction of I/O communication module 104 inputs, are the control and the performance element of embedded system.
7, system bus 107, are used for the inner signal of embedded system and connect; Said CPU 103 through system bus 107 respectively with configuration control register 102, internal storage 106, I/O communication module 104,105 two-way connections of external memory interface.
Fig. 2 is the system principle block scheme of present embodiment, and comparison diagram 1 can find that the internal storage 106 that uses in the present embodiment comprises ROM 108, and FLASH 109, and RAM 107.
Fig. 3 is configuration control register 102 block schemes of present embodiment; Configuration control register 102 is made up of one group of register; Have clock module control field 201 and operational mode control field 202 in said one group of register; Clock module control field 201 is used for defining the clock that uses when embedded system starts, and operational mode control field 202 is used for defining the operational mode when starting;
Below in conjunction with Fig. 2 and Fig. 3 the job step of present embodiment is described.
4 kinds of start-up mode are arranged in the present embodiment, be respectively: start from ROM 108, start, start, start from external communications equipment 12 from external memory storage 11 from FLASH 109.
1 kind of available clock is arranged in the present embodiment, be internal clocking.
Before A1, the system start-up, the user is as required in chip mode configured port 101 definition start-up mode.With present embodiment, 4 kinds of start-up mode can use 2 port signal runmode [1] and runmode [0] to represent, and are as shown in table 1:
The chip mode configured port definition of table 1 present embodiment
| runmode[1:0] | Corresponding start-up mode |
| 00 | Start from ROM |
| 01 | Start from FLASH |
| 10 | Start from external memory storage |
| 11 | Start from external communications equipment |
For instance, if the user hopes to start from ROM, then port signal runmode [1] and runmode [0] are configured to 0 at chip mode configured port 101;
A2, finish when chip mode configured port 101 configuration, embedded system 10 can electrifying startup, and configuration control register 102 can be mapped to the Configuration Values of chip mode configured port 101 in the operational mode control field 202.Such as in steps A 1, if the user hopes to start from FLASH, and configuration runmode [1] is 0, and runmode [0] is 1, and then when steps A 2, the value of operational mode control field 202 is mapped as 01;
The clock module control field 201 of configuration control register 102 and the content of operational mode control field 202 were made as judging when A3, embedded system 10 will be according to steps A 2: the 1) clock that uses of system is internal clocking in the present embodiment; 2) pattern of system start-up, according to the definition in the steps A 2, system starts from FLASH in the present embodiment; Pay special attention to, after system start-up, the user can change the clock module control field 201 and operational mode control field 202 of configuration control register 102 as required, with the clock and the mode of operation of define system use again.This moment, the user need guarantee that this change can not influence the stability of system.
The step of updating of firmware is described with present embodiment below.
Suppose that former firmware is kept among the FLASH 109, existing hope from the external memory storage 11 of having stored new firmware with new firmware update to FLASH 109.
B1, be from external memory storage 11 startups in chip mode configured port 101 definition start-up mode; Externally be written into the application program of upgrading firmware in the storer 11 simultaneously; The method of work of this application program is resident one section program in internal memory RAM 107; The continuous reading of data in position that this resident program has been preserved new firmware from external memory storage 11, and write new firmware to the relevant position of FLASH 109;
B2, when the EO that writes new firmware, whether the program among the RAM 107 of residing in relatively writes firmware correct.Firmware update success or failure can reflect through chip I/O communication module or other modes.
The foregoing description only is explanation technical conceive of the present invention and characteristics, and its purpose is to let the personage who is familiar with this technology can understand content of the present invention and enforcement according to this, can not limit protection scope of the present invention with this.All equivalences that spirit is done according to the present invention change or modify, and all should be encompassed within protection scope of the present invention.
Claims (2)
1. the embedded system of a multi-mode startup is characterized in that comprising:
Chip mode configured port (101), this port is made up of at least two signal input parts, selects any one start-up mode in the multi-mode through the configuration signal of said signal input part;
Configuration control register (102), this configuration control register (102) is connected with chip mode configured port (101), is used to shine upon the configuration information of chip mode configured port (101); Configuration control register (102) is made up of one group of register; Have clock module control field (201) and operational mode control field (202) in said one group of register; Clock module control field (201) is used for defining the clock that uses when embedded system starts, and operational mode control field (202) is used for defining the operational mode when starting;
Internal storage (106), program and data when being used to store embedded system startup and operation;
External memory interface (105) is used for embedded system and when starting with operation, is connected external memory storage (11) and controls the read-write operation to external memory storage (11);
I/O communication module (104), be used for embedded system start and during operation and external communications equipment (12) carry out message exchange;
CPU (103) is used for carrying out being stored in the firmware on internal storage (106) or the external memory storage (11), or carries out from the instruction of I/O communication module (104) input, is the control and the performance element of embedded system;
System bus (107) is used for the inner signal of embedded system and connects; Said CPU (103) through system bus (107) respectively with configuration control register (102), internal storage (106), I/O communication module (104), the two-way connection of external memory interface (105).
2. embedded system according to claim 1 is characterized in that: said internal storage (106) is ROM, FLASH or RAM.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910221013 CN101699402B (en) | 2009-06-12 | 2009-11-03 | Multi-mode startup embedded system |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200910032387.8 | 2009-06-12 | ||
| CN200910032387 | 2009-06-12 | ||
| CN 200910221013 CN101699402B (en) | 2009-06-12 | 2009-11-03 | Multi-mode startup embedded system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101699402A CN101699402A (en) | 2010-04-28 |
| CN101699402B true CN101699402B (en) | 2012-06-27 |
Family
ID=42147862
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200910221013 Active CN101699402B (en) | 2009-06-12 | 2009-11-03 | Multi-mode startup embedded system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101699402B (en) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102279727A (en) * | 2010-06-13 | 2011-12-14 | 华为技术有限公司 | Method and device for automatic configuration of chip register |
| CN102360304B (en) * | 2011-10-18 | 2014-04-02 | 华南理工大学 | Embedded microprocessor system and method for updating firmware thereof |
| CN102866906A (en) * | 2012-09-17 | 2013-01-09 | 苏州汉辰数字科技有限公司 | Extensible software upgrade method for embedded terminal |
| CN105278974A (en) * | 2014-06-30 | 2016-01-27 | 深圳市中兴微电子技术有限公司 | Chip starting method and device |
| CN105335178B (en) * | 2014-07-28 | 2020-05-12 | 锐迪科（重庆）微电子科技有限公司 | Starting control method and device |
| CN104572192B (en) * | 2014-12-23 | 2018-05-18 | 上海华为技术有限公司 | A kind of startup method of CPU and CPU |
| CN106484475A (en) * | 2016-10-09 | 2017-03-08 | 珠海全志科技股份有限公司 | Firmware starts method, device and embedded device |
| CN108664280A (en) * | 2017-03-31 | 2018-10-16 | 深圳市中兴微电子技术有限公司 | A kind of embedded system start method and device |
| CN111176675A (en) * | 2019-12-03 | 2020-05-19 | 北京星际荣耀空间科技有限公司 | Upgrading application method of chip application program |
| CN111124517B (en) * | 2019-12-23 | 2023-01-20 | 湖南国科微电子股份有限公司 | Embedded chip boot starting method and device, computer equipment and storage medium |
| CN111176192B (en) * | 2020-01-20 | 2023-05-16 | 珠海亿智电子科技有限公司 | Flow control system, method and device for controlling chip starting flow |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1555010A (en) * | 2003-12-29 | 2004-12-15 | 联想(北京)有限公司 | Starting method and device for multiple mode computer system |
| CN1834910A (en) * | 2005-03-15 | 2006-09-20 | 光宝科技股份有限公司 | Multi-mode computer system and its operation method |
-
2009
- 2009-11-03 CN CN 200910221013 patent/CN101699402B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1555010A (en) * | 2003-12-29 | 2004-12-15 | 联想(北京)有限公司 | Starting method and device for multiple mode computer system |
| CN1834910A (en) * | 2005-03-15 | 2006-09-20 | 光宝科技股份有限公司 | Multi-mode computer system and its operation method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101699402A (en) | 2010-04-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101699402B (en) | Multi-mode startup embedded system | |
| CN101561857B (en) | Multi-mode startup safety embedded system | |
| CN101454746B (en) | Method for communication with a multi-function memory card | |
| CN100511148C (en) | CPU system starting method and system | |
| CN101021797A (en) | Repairing and staging method for software of embedded system | |
| CN105404538A (en) | FPGA-based device and method for loading and upgrading object codes | |
| CN101634960A (en) | Method for revising BIOS parameter and regenerating checksum | |
| CN101840345A (en) | Configuration parameter-identifying method, system and embedded equipment | |
| CN102841802A (en) | Software upgrading method for mobile terminal | |
| CN111291022B (en) | Data storage system based on block chain | |
| CN101196819A (en) | Method for chip self-adapting start equipment of system on chip | |
| CN102768331B (en) | The MCU test set of a kind of OTP type and testing method thereof | |
| CN101667133B (en) | Method for updating firmware and chip updating firmware by using same | |
| CN108170456B (en) | Firmware upgrading method and device for electronic equipment | |
| CN100384122C (en) | On-line promotion method for network terminal product | |
| CN108664275A (en) | Method, system and the storage medium of backup configuration parameter | |
| CN110673894B (en) | Automatic loading method for BOB module ED of home gateway | |
| CN101593123A (en) | The curing of flash recordable plug-in component and terminal device | |
| US20040181777A1 (en) | Method and device for programming electronic devices using a uniform parameter format | |
| CN111090539A (en) | Dual-flash-memory self-repairing method and device based on CPLD | |
| CN100452008C (en) | Switching equipment of read-only storage | |
| CN105404591A (en) | Processor system and storer control method for same | |
| CN115421750A (en) | Method, device, terminal and storage medium for noninductive upgrading of server firmware | |
| CN106293531B (en) | A method of prevent flash in SD use process from surprisingly being distorted based on flash write-protect | |
| CN102023873B (en) | Application program execution method and system, storage media controller and storage device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder | ||
| CP01 | Change in the name or title of a patent holder |
Address after: Room C2031, Suzhou Pioneer Park, 209 Zhuyuan Road, Suzhou High-tech Zone, Jiangsu Province Patentee after: Suzhou Guoxin Technology Co., Ltd. Address before: Room C2031, Suzhou Pioneer Park, 209 Zhuyuan Road, Suzhou High-tech Zone, Jiangsu Province Patentee before: C*Core Technology (Suzhou) Co., Ltd. |