CN101625644A - Flash memory chip operation method, in-circuit emulator and flash memory chip operation system - Google Patents
Flash memory chip operation method, in-circuit emulator and flash memory chip operation system Download PDFInfo
- Publication number
- CN101625644A CN101625644A CN200910090414A CN200910090414A CN101625644A CN 101625644 A CN101625644 A CN 101625644A CN 200910090414 A CN200910090414 A CN 200910090414A CN 200910090414 A CN200910090414 A CN 200910090414A CN 101625644 A CN101625644 A CN 101625644A
- Authority
- CN
- China
- Prior art keywords
- chip
- soc
- flash
- program
- circuit emulator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Debugging And Monitoring (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
The invention discloses a flash memory chip operation method which relates to the field of electron and solves the problems of troublesome operation process of generating an FME file and low system working efficiency when a flash memory chip is operated by the FME file. The method comprises the following steps: a supervisory computer obtains the configuration parameter and the general program of a flash memory chip according to the type of the flash memory chip; the supervisory computer modifies the general program according to the configuration parameter and obtains an executable program of the flash memory chip; and an on-chip system executes the executable program on the flash memory chip. The technical scheme is suitable for operating the flash memory chip in an embedded system.
Description
Technical field
The present invention relates to operation, relate in particular to a kind of flash memory chip operation method, in-circuit emulator and flash memory chip operation system semiconductor storage.
Background technology
(System on a Chip SOC) is one of the popular direction in Embedded Application field to SOC (system on a chip).SOC (system on a chip) is connected with several flash chips, is used to store data.Read at the flash chip that is connected on the SOC (system on a chip), when writing with erase operation, need the configuration parameter of debugger elder generation according to this flash chip, the example file that is used to describe operation is made amendment, with the example file that obtains being complementary with this flash chip, write a program that described flash chip is operated according to the template that presets again, and then in conjunction with this example file and program generation FME file (Flash Method File, the flash memory method file), comprise in the FME file and can read flash chip, write the program with erase operation, also comprise the configuration information of flash chip on the bus that is described in Target Board.SOC (system on a chip) is downloaded and the corresponding FME file of flash chip from debugger, finishes operation to this flash chip by carrying out the FME file.
State in realization in the process by FME file operation flash chip, the inventor finds that there are the following problems in the prior art:
The kind of flash chip is numerous, and the parameter of each flash chip also is not quite similar, and when using FME file operation flash chip, need all generate a FME file for each flash chip that is connected on the SOC (system on a chip), and the process of generation is more numerous; And when a flash chip is operated, choose the FME file corresponding with this flash chip from numerous FME files, system works efficient is low.
Summary of the invention
The invention provides a kind of flash memory chip operation method, in-circuit emulator and flash memory chip operation system, solved when by the FME file flash chip being operated, it is loaded down with trivial details to generate FME file operation process, the inefficient problem of system works.
Embodiments of the invention provide a kind of flash memory chip operation method, comprising:
Host computer obtains the configuration parameter and the universal program of this flash chip according to the type of flash chip;
Described host computer is revised described universal program according to described configuration parameter, obtains the executable program of described flash chip;
SOC (system on a chip) is carried out described executable program to described flash chip.
A progressive ground, described host computer is specially in-circuit emulator, and described host computer is revised described universal program according to described configuration parameter, obtains also comprising before the step of executable program of described flash chip:
Described SOC (system on a chip) is downloaded the universal program of described flash chip from described in-circuit emulator, revises obtaining described executable program for described in-circuit emulator.
Further, described host computer is specially debugger, and described host computer is revised described universal program according to described configuration parameter, obtains also comprising after the step of executable program of described flash chip:
Described debugger sends the executable program of described flash chip to in-circuit emulator;
Described in-circuit emulator sends the executable program of described flash chip to described SOC (system on a chip).
Further, described SOC (system on a chip) is carried out after the step of described executable program described flash chip, also comprises:
If described SOC (system on a chip) makes a mistake when carrying out described executable program, this SOC (system on a chip) stops to carry out described executable program, enter debugging mode, and with the false alarm information stores in debugging designated lane status register, comprise type of error in the described false alarm information.
Further, described SOC (system on a chip) is carried out after the step of described executable program described flash chip, also comprises:
The periodic state that detects described SOC (system on a chip) of described in-circuit emulator;
Be in debugging mode if described in-circuit emulator detects described SOC (system on a chip), then read the false alarm information of storing in the described debugging designated lane status register.
Embodiments of the invention also provide a kind of in-circuit emulator, comprising:
Data acquisition module is used for obtaining according to the type of flash chip the configuration parameter and the universal program of this flash chip;
Program generating module is used for the configuration parameter that obtains according to described data acquisition module, revises described universal program, obtains the executable program of described flash chip, and system carries out on the feed.
Further, described in-circuit emulator also comprises:
The program sending module is used for sending to described SOC (system on a chip) the universal program of described flash chip, revises obtaining described executable program for described program generating module.
Detection module is used for periodically detecting the state of described SOC (system on a chip), and when described SOC (system on a chip) is in debugging mode, reads the false alarm information of storing in the debugging designated lane status register of described SOC (system on a chip).
Embodiments of the invention also provide a kind of flash memory chip operation system, comprise in-circuit emulator and SOC (system on a chip);
Described in-circuit emulator, be used for obtaining the configuration parameter and the universal program of this flash chip,, revise described universal program according to the configuration parameter that described data acquisition module obtains according to the type of flash chip, obtain the executable program of described flash chip, carry out for described SOC (system on a chip);
Described SOC (system on a chip), be used to carry out described in-circuit emulator and revise the executable program that obtains, and when the described executable program of execution makes a mistake, stop to carry out described executable program, enter debugging mode, and with the false alarm information stores in debugging designated lane status register, comprise type of error in the described false alarm information.
Further, described in-circuit emulator also is used for periodically detecting the state of described SOC (system on a chip), when detecting described SOC (system on a chip) and enter debugging mode, reads the false alarm information of storing in the described debugging designated lane status register.
Embodiments of the invention provide a kind of flash memory chip operation method, in-circuit emulator and flash memory chip operation system, only need to revise universal program according to the configuration parameter of flash chip, can obtain the executable program of this flash chip, utilize this executable program to finish operations such as writing and wipe to described flash chip, do not need program file for the independent generating run use of each flash chip, simplify operating process, improved system works efficient.
Description of drawings
Fig. 1 is the structural representation of the network system of embodiments of the invention use;
The process flow diagram of flash chip executable program is provided for a kind of flash memory chip operation method that uses embodiments of the invention to provide Fig. 2;
Fig. 3 is the structural representation of universal program in the embodiment of the invention;
The process flow diagram that Fig. 4 operates flash chip for a kind of flash memory chip operation method that uses embodiments of the invention to provide;
The process flow diagram that Fig. 5 monitors the process of operation flash chip in real time for a kind of flash memory chip operation method that the use embodiments of the invention provide;
The structural representation of a kind of in-circuit emulator that Fig. 6 provides for embodiments of the invention;
The structural representation of a kind of in-circuit emulator that Fig. 7 provides for another embodiment of the present invention;
The structural representation of a kind of flash memory chip operation system that Fig. 8 provides for embodiments of the invention.
Embodiment
Operating process is loaded down with trivial details when in order to solve flash chip being operated, the problem that system effectiveness is low, and embodiments of the invention provide a kind of flash memory chip operation method, below in conjunction with specific embodiment, this method are elaborated.
When using the FME file that flash chip is operated, need generate special FME file for each flash chip, workload is big, the flash memory chip operation method that embodiments of the invention provide, realized the shared universal program of a plurality of flash chips, when concrete flash chip is operated, only need some specific configuration parameters of change universal program, just can obtain the executable program of this flash chip.
Below in conjunction with accompanying drawing, embodiments of the invention one are described.
At first introduce the network system that the embodiment of the invention is used, this network system comprises as shown in Figure 1: debugger 101, in-circuit emulator 102 and SOC (system on a chip) 103, wherein, SOC (system on a chip) 103 is connected with at least one flash chip 104, and debugger 101 is integrated among the PC; In debugger 101, store parameter configuration files, comprise the configuration parameter of at least one flash chip in this document, can safeguard, add the configuration parameter of new flash chip this document; Store a large amount of general files in the in-circuit emulator 102, generally speaking, the corresponding class flash chip (as the flash chip of same manufacturer production, its attribute is basic identical) of each general file.
Operating process is loaded down with trivial details when in order to solve flash chip being operated, and the problem that system effectiveness is low, the embodiment of the invention provide a kind of flash memory chip operation method, uses flow process that this method operates flash chip as shown in Figure 2, comprising:
In this step, in-circuit emulator receives the parameter configuration files that debugger issues, and this parameter configuration files is stored.
The configuration parameter that includes the flash chip of at least one model in the described parameter configuration files, described configuration parameter comprises: the address that the operational order word of flash chip and operational order word write, described operation comprise writing, wipe and reading of data.
In this step, in-circuit emulator receives the packet that debugger issues, carry the model of whole flash chips of current SOC (system on a chip) use in this packet, the base address of flash chip in the SOC (system on a chip), the quantity of the flash chip that SOC (system on a chip) connects and the data width of each flash chip.
In the time need operating a flash chip of SOC (system on a chip), in-circuit emulator is searched described parameter configuration files by the model of described flash chip, obtains described flash chip configuration parameter corresponding; According to the model of described flash chip, search each universal program that is stored on the described in-circuit emulator, obtain the universal program corresponding with described flash chip.
In the embodiment of the invention, with the flash chip of same manufacturer production flash chip as same type, because the flash chip production technology of same manufacturer production is similar, so the mutual difference of using when the flash chip of same type is operated of program is less, so the universal program of flash chip compiling for same type gets final product according to concrete flash chip configuration parameter adjustment program.
In this step, in-circuit emulator sends described general line program to described SOC (system on a chip), and described SOC (system on a chip) is at this universal program of storage area stores at random.
Universal program structure in the embodiment of the invention comprises two parts as shown in Figure 3: data field 301 and program area 302.Described universal program is one section program of moving in the middle of the memory block at random of SOC (system on a chip), and function is to realize that the flash chip to same flash memory manufacturer writes the operation of data and obliterated data; The parameter that writes the action need of data and obliterated data in the middle of the described universal program all is set to global variable, in the data field 301 of described universal program for these global variables have distributed the space, as operational order, command address, flash memory base address etc.Described program area 302 is made up of two parts, and a part is finished the processor initialization and the interrupt mask of SOC (system on a chip), and another part is finished and write data in flash chip, writes the back data check in data, three operations such as data in the erasing flash memory chip.
In this step, described in-circuit emulator is revised the data field that is stored in the described universal program in the SOC (system on a chip) according to the configuration parameter that obtains in the step 203, with the executable program that obtains mating with described flash chip.
In the present embodiment, also can in debugger, store universal program, finish by debugger and to obtain flash chip universal program and configuration parameter, and revise universal program and then obtain the work of executable program, described then debugger issues the executable program that obtains to described in-circuit emulator, writes described executable program by in-circuit emulator to SOC (system on a chip) again.
So far, the process that generates executable program for described flash chip finishes, below, the process of using described executable program that described flash chip is operated is described, to write the example that is operating as of data, this process comprises as shown in Figure 4:
Step 401, described in-circuit emulator receive and store the service data bag that described debugger issues;
When needs are operated described flash chip, need control described SOC (system on a chip) by described in-circuit emulator again and carry out concrete operations by debugger to described in-circuit emulator transmitting order to lower levels.
In this step, described service data bag comprises address that data write, write the length of data and write content three parts of data, and described in-circuit emulator will write the content stores of data.
If the execution erase operation, then the service data bag can comprise the size of the address of the data block of wiping, the data block of wiping, data block quantity three parts that need wipe.
Step 402, described in-circuit emulator are guaranteed the repair free of charge according to described service data and are changed described executable program;
In this step, the address that described in-circuit emulator writes according to the data of carrying in the described service data bag and write the executable program that obtains in the length information modify steps 205 of data.
Step 403, described in-circuit emulator indication SOC (system on a chip) are carried out according to the amended executable program of described service data bag.
The method of the operation flash chip that the embodiment of the invention provides, obtain executable program with the flash chip coupling by revising universal program, do not need to generate special program for each flash chip compiling, reduced operation complexity, in addition, the method for the operation flash chip that the embodiment of the invention provides can also be monitored in real time to the process of operation flash chip, is example with the process that writes data to flash chip still, observation process comprises as shown in Figure 5:
In the embodiment of the invention, be that the ARM9 system is that example describes with described SOC (system on a chip), the processor of described SOC (system on a chip) has different conditions such as running status, dormant state and debugging mode.If SOC (system on a chip) does not have task in operation, then be in dormant state; If the normal operation task of the processor of SOC (system on a chip) then is in running status; If occur wrong during this processor operation task or moved current task and waited for next task, then be in debugging mode.
Described SOC (system on a chip) comprises a debugging designated lane status register, on this register, store the current running status of described SOC (system on a chip) processor, for normally operation and dissimilar mistakes are provided with code respectively, for example code 0 is set for normally having write a packet, for the bad piece of writing fashionable discovery flash chip is provided with code 1, exist mistake that code 2 is set for writing the data that fashionable discovery writes.The processor of described SOC (system on a chip) with the code storage of current running status on described debugging designated lane status register.
The processor of described SOC (system on a chip) is when normal operation, be in running status, when wrong (make a mistake or data exception takes place during verification) in the process of operation task, occurring or having moved a task waiting for next task, promptly can use break-poing instruction to jump to debugging mode as flash chip; If because make a mistake, then can with the false alarm information stores in debugging designated lane status register, comprise type of error in the described false alarm information.
In this step, the periodic duty that detects described SOC (system on a chip) processor of described in-circuit emulator, if described processor is in debugging mode, then need further to confirm the current running status of described processor, at this moment, described in-circuit emulator will go to read the value of the debugging designated lane status register of described SOC (system on a chip).
If the described SOC (system on a chip) of step 502 is in debugging mode, described in-circuit emulator reads the false alarm information of storing in the described debugging designated lane status register;
In this step, if described SOC (system on a chip) is in debugging mode, for the reason of determining that SOC (system on a chip) enters debugging mode, described in-circuit emulator reads the value of the debugging designated lane status register of this SOC (system on a chip), to obtain false alarm information.
If the value of described debugging designated lane status register is 0, then the explanation operation that writes data is finished, and can carry out operation next time; If the value of described debugging designated lane is not 0, described in-circuit emulator is just determined type of error according to concrete false alarm information, and to the result of described debugger feedback operation, wait for that debugger issues operational order again, the bad piece of for example skipping described flash chip continues to write, and perhaps issues the packet that writes again.
Step 501 and step 502 are equally applicable to the process of data erase, and in the process of wiping, described in-circuit emulator also can periodically be inquired about the value of the debugging designated lane status register of described SOC (system on a chip), and determines type of error when making a mistake.
The flash memory chip operation method that the embodiment of the invention provides, only need to revise universal program according to the configuration parameter of flash chip, can obtain the executable program of this flash chip, utilize this executable program to finish operations such as writing and wipe to described flash chip, do not need to download to SOC (system on a chip) for the program file of the independent generating run use of each flash chip and with program file, simplify operating process, improved system works efficient.And in process to chip operation, detect the duty of SOC (system on a chip) in real time by in-circuit emulator, described flash chip is being operated when making a mistake, can find wrong and definite type of error fast, make the user can in time obtain the duty of current SOC (system on a chip) and make corresponding adjustment, system debug efficient is improved.
Embodiments of the invention also provide a kind of in-circuit emulator, and the structure of this in-circuit emulator comprises as shown in Figure 6:
Further, described in-circuit emulator also comprises as shown in Figure 7:
Program sending module 603 is used for sending to described SOC (system on a chip) the universal program of described flash chip, revises obtaining described executable program for described program generating module 602;
Detection module 604 is used for periodically detecting the state of described SOC (system on a chip), and when described SOC (system on a chip) is in debugging mode, reads the false alarm information of storing in the debugging designated lane status register of described SOC (system on a chip).
Embodiments of the invention also provide a kind of flash memory chip operation system, and the structure of this flash memory chip operation system comprises in-circuit emulator 801 and SOC (system on a chip) 802 as shown in Figure 8;
Described in-circuit emulator 801, be used for obtaining the configuration parameter and the universal program of this flash chip,, revise described universal program according to the configuration parameter that described data acquisition module obtains according to the type of flash chip, obtain the executable program of described flash chip, carry out for described SOC (system on a chip) 802;
Described SOC (system on a chip) 802, be used to carry out described in-circuit emulator 801 and revise the executable program that obtains, and when the described executable program of execution makes a mistake, stop to carry out described executable program, enter debugging mode, and with the false alarm information stores in debugging designated lane status register, comprise type of error in the described false alarm information.
Further, described in-circuit emulator 801 also is used for periodically detecting the state of described SOC (system on a chip) 802, when detecting described SOC (system on a chip) 802 and enter debugging mode, reads the false alarm information of storing in the described debugging designated lane status register.
Above-mentioned in-circuit emulator and flash memory chip operation system, can combine with a kind of flash memory chip operation method that embodiments of the invention provide, only need to revise universal program according to the configuration parameter of flash chip, can obtain the executable program of this flash chip, utilize this executable program to finish operations such as writing and wipe to described flash chip, do not need to download to SOC (system on a chip) for the program file of the independent generating run use of each flash chip and with program file, simplify operating process, improved system works efficient.And in process to chip operation, detect the duty of SOC (system on a chip) in real time by in-circuit emulator, described flash chip is being operated when making a mistake, can find wrong and definite type of error fast, make the user can in time obtain the duty of current SOC (system on a chip) and make corresponding adjustment, system debug efficient is improved.
One of ordinary skill in the art will appreciate that and realize that all or part of step that the foregoing description method is carried is to instruct relevant hardware to finish by program, described program can be stored in a kind of computer-readable recording medium, this program comprises one of step or its combination of method embodiment when carrying out.
In addition, each functional unit in each embodiment of the present invention can adopt the form of hardware to realize, also can adopt the form of software function module to realize.If described integrated module realizes with the form of software function module and during as independently production marketing or use, also can be stored in the computer read/write memory medium.
The above-mentioned storage medium of mentioning can be a ROM (read-only memory), disk or CD etc.
The above; only be the specific embodiment of the present invention, but protection scope of the present invention is not limited thereto, anyly is familiar with those skilled in the art in the technical scope that the present invention discloses; can expect easily changing or replacing, all should be encompassed within protection scope of the present invention.Therefore, protection scope of the present invention should be as the criterion with the described protection domain of claim.
Claims (10)
1, a kind of flash memory chip operation method is characterized in that, comprising:
Host computer obtains the configuration parameter and the universal program of this flash chip according to the type of flash chip;
Described host computer is revised described universal program according to described configuration parameter, obtains the executable program of described flash chip;
SOC (system on a chip) is carried out described executable program to described flash chip.
2, flash memory chip operation method according to claim 1 is characterized in that, described host computer is specially in-circuit emulator, described host computer is according to described configuration parameter, revise described universal program, obtain also comprising before the step of executable program of described flash chip:
Described SOC (system on a chip) is downloaded the universal program of described flash chip from described in-circuit emulator, revises obtaining described executable program for described in-circuit emulator.
3, flash memory chip operation method according to claim 1 is characterized in that, described host computer is specially debugger, described host computer is according to described configuration parameter, revise described universal program, obtain also comprising after the step of executable program of described flash chip:
Described debugger sends the executable program of described flash chip to in-circuit emulator;
Described in-circuit emulator sends the executable program of described flash chip to described SOC (system on a chip).
4, flash memory chip operation method according to claim 1 is characterized in that, described SOC (system on a chip) is carried out after the step of described executable program described flash chip, also comprises:
If described SOC (system on a chip) makes a mistake when carrying out described executable program, this SOC (system on a chip) stops to carry out described executable program, enter debugging mode, and with the false alarm information stores in debugging designated lane status register, comprise type of error in the described false alarm information.
5, according to claim 1,2,3 or 4 described flash memory chip operation methods, it is characterized in that described SOC (system on a chip) is carried out after the step of described executable program described flash chip, also comprises:
The periodic state that detects described SOC (system on a chip) of described in-circuit emulator;
Be in debugging mode if described in-circuit emulator detects described SOC (system on a chip), then read the false alarm information of storing in the described debugging designated lane status register.
6, a kind of in-circuit emulator is characterized in that, comprising:
Data acquisition module is used for obtaining according to the type of flash chip the configuration parameter and the universal program of this flash chip;
Program generating module is used for the configuration parameter that obtains according to described data acquisition module, revises described universal program, obtains the executable program of described flash chip, and system carries out on the feed.
7, in-circuit emulator according to claim 6 is characterized in that, also comprises:
The program sending module is used for sending to described SOC (system on a chip) the universal program of described flash chip, revises obtaining described executable program for described program generating module.
8, in-circuit emulator according to claim 6 is characterized in that, also comprises:
Detection module is used for periodically detecting the state of described SOC (system on a chip), and when described SOC (system on a chip) is in debugging mode, reads the false alarm information of storing in the debugging designated lane status register of described SOC (system on a chip).
9, a kind of flash memory chip operation system is characterized in that, comprises in-circuit emulator and SOC (system on a chip);
Described in-circuit emulator, be used for obtaining the configuration parameter and the universal program of this flash chip,, revise described universal program according to the configuration parameter that described data acquisition module obtains according to the type of flash chip, obtain the executable program of described flash chip, carry out for described SOC (system on a chip);
Described SOC (system on a chip), be used to carry out described in-circuit emulator and revise the executable program that obtains, and when the described executable program of execution makes a mistake, stop to carry out described executable program, enter debugging mode, and with the false alarm information stores in debugging designated lane status register, comprise type of error in the described false alarm information.
10, flash memory chip operation system according to claim 9 is characterized in that,
Described in-circuit emulator also is used for periodically detecting the state of described SOC (system on a chip), when detecting described SOC (system on a chip) and enter debugging mode, reads the false alarm information of storing in the described debugging designated lane status register.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910090414 CN101625644B (en) | 2009-08-04 | 2009-08-04 | Flash memory chip operation method, in-circuit emulator and flash memory chip operation system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910090414 CN101625644B (en) | 2009-08-04 | 2009-08-04 | Flash memory chip operation method, in-circuit emulator and flash memory chip operation system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101625644A true CN101625644A (en) | 2010-01-13 |
| CN101625644B CN101625644B (en) | 2013-06-26 |
Family
ID=41521500
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200910090414 Active CN101625644B (en) | 2009-08-04 | 2009-08-04 | Flash memory chip operation method, in-circuit emulator and flash memory chip operation system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101625644B (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102520976A (en) * | 2011-11-17 | 2012-06-27 | 四川九洲电器集团有限责任公司 | Solidifying method of DSP (digital signal processor) program |
| CN102681893A (en) * | 2011-03-09 | 2012-09-19 | 腾讯科技（深圳）有限公司 | Cross-platform implementation method for executable programs and mobile terminal |
| CN104252342A (en) * | 2013-06-27 | 2014-12-31 | 中兴通讯股份有限公司 | Method and device for realizing embedding type application with configurable parameters |
| CN108365996A (en) * | 2018-05-04 | 2018-08-03 | 西安电子科技大学 | A kind of network-on-chip emulation platform based on FPGA+ARM frameworks |
| CN109684795A (en) * | 2018-12-25 | 2019-04-26 | 成都卫士通信息产业股份有限公司 | The method, apparatus and electronic equipment of application program anti-debug |
| CN111382508A (en) * | 2020-03-04 | 2020-07-07 | 西安理工大学 | Semiconductor device physical visual simulation platform design method based on data model |
| CN115291958A (en) * | 2022-10-10 | 2022-11-04 | 广州市保伦电子有限公司 | Method and device for replacing main control chip and peripheral chip |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100458697C (en) * | 2006-12-26 | 2009-02-04 | 北京中星微电子有限公司 | User program guiding method and system |
-
2009
- 2009-08-04 CN CN 200910090414 patent/CN101625644B/en active Active
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102681893B (en) * | 2011-03-09 | 2016-06-29 | 腾讯科技（深圳）有限公司 | The cross-platform implementation method of executable program and mobile terminal |
| CN102681893A (en) * | 2011-03-09 | 2012-09-19 | 腾讯科技（深圳）有限公司 | Cross-platform implementation method for executable programs and mobile terminal |
| CN102520976A (en) * | 2011-11-17 | 2012-06-27 | 四川九洲电器集团有限责任公司 | Solidifying method of DSP (digital signal processor) program |
| CN102520976B (en) * | 2011-11-17 | 2015-04-01 | 四川九洲电器集团有限责任公司 | Solidifying method of DSP (digital signal processor) program |
| CN104252342B (en) * | 2013-06-27 | 2021-06-18 | 中兴通讯股份有限公司 | Embedded application implementation method and device capable of configuring parameters |
| CN104252342A (en) * | 2013-06-27 | 2014-12-31 | 中兴通讯股份有限公司 | Method and device for realizing embedding type application with configurable parameters |
| CN108365996A (en) * | 2018-05-04 | 2018-08-03 | 西安电子科技大学 | A kind of network-on-chip emulation platform based on FPGA+ARM frameworks |
| CN108365996B (en) * | 2018-05-04 | 2021-03-30 | 西安电子科技大学 | FPGA + ARM architecture-based on-chip network simulation platform |
| CN109684795A (en) * | 2018-12-25 | 2019-04-26 | 成都卫士通信息产业股份有限公司 | The method, apparatus and electronic equipment of application program anti-debug |
| CN109684795B (en) * | 2018-12-25 | 2023-01-24 | 成都卫士通信息产业股份有限公司 | Method and device for anti-debugging of application program and electronic equipment |
| CN111382508A (en) * | 2020-03-04 | 2020-07-07 | 西安理工大学 | Semiconductor device physical visual simulation platform design method based on data model |
| CN111382508B (en) * | 2020-03-04 | 2024-04-26 | 西安理工大学 | Design method of physical visualization simulation platform of semiconductor device based on data model |
| CN115291958A (en) * | 2022-10-10 | 2022-11-04 | 广州市保伦电子有限公司 | Method and device for replacing main control chip and peripheral chip |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101625644B (en) | 2013-06-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101625644B (en) | Flash memory chip operation method, in-circuit emulator and flash memory chip operation system | |
| CN101763279B (en) | BootLoader architectural design method | |
| CN100555218C (en) | Be used to improve the apparatus and method of the simulation velocity of the middle-and-high-ranking language of analogue system on the sheet | |
| CN101477471B (en) | Embedded system firmware on-line upgrading method | |
| CN113110859B (en) | Remote online development system for embedded terminal | |
| CN101446918B (en) | Method for realizing debugging of single function by user state debugger and system thereof | |
| CN102200916B (en) | Electronic equipment, configurable member and method for storing configuration information of configurable member | |
| CN105930186B (en) | The method for loading software of multi -CPU and software loading apparatus based on multi -CPU | |
| CN113377408B (en) | High-reliability SRAM type FPGA online upgrading method and system | |
| CN101295255B (en) | Firmware updating system and method | |
| CN103914315A (en) | Configuration method of drivers | |
| CN110197698B (en) | Method and device for automatically testing influence of different power states of SSD (solid State drive) | |
| CN102141940A (en) | Device, method and system for recovering firmware update | |
| CN100388234C (en) | Method for monitoring internal memory varible rewrite based on finite-state-machine | |
| US20200012490A1 (en) | Data storage device, operation method thereof, and firmware providing server therefor | |
| US20030120977A1 (en) | Debugging method through serial port under system shutdown and standby conditions | |
| CN104035757A (en) | MIPS-based (microprocessor without interlocked piped stages-based) U-boot (universal boot loader) transplantation implementing method | |
| US9223697B2 (en) | Computer reprogramming method, data storage medium and motor vehicle computer | |
| CN113960391A (en) | Abnormal power failure testing device and method for storage medium | |
| CN103294578A (en) | Method for obtaining instruction of triggering function | |
| CN105335166A (en) | System of embedded device and remote upgrading method of embedded device | |
| CN103970551A (en) | Selection method and device for embedded processor start mode | |
| KR20020030669A (en) | Computer system and a method of automatically setting an operating system thereof | |
| JP2006293824A (en) | Semiconductor device | |
| CN104503905A (en) | Debugging method and debugging system for embedded system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |