CN101562490A - Method for clock synchronization as well as equipment frame and system thereof - Google Patents
Method for clock synchronization as well as equipment frame and system thereof Download PDFInfo
- Publication number
- CN101562490A CN101562490A CNA2009101457174A CN200910145717A CN101562490A CN 101562490 A CN101562490 A CN 101562490A CN A2009101457174 A CNA2009101457174 A CN A2009101457174A CN 200910145717 A CN200910145717 A CN 200910145717A CN 101562490 A CN101562490 A CN 101562490A
- Authority
- CN
- China
- Prior art keywords
- clock
- information
- equipment frame
- frame
- synchronization
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 55
- 230000002093 peripheral effect Effects 0.000 claims abstract description 96
- 230000001360 synchronised effect Effects 0.000 claims description 19
- 230000015572 biosynthetic process Effects 0.000 claims description 2
- 238000004891 communication Methods 0.000 abstract description 2
- 230000007547 defect Effects 0.000 abstract 1
- 238000012545 processing Methods 0.000 description 11
- 238000010586 diagram Methods 0.000 description 7
- 238000013461 design Methods 0.000 description 6
- 230000008569 process Effects 0.000 description 6
- 238000010276 construction Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000011084 recovery Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 239000000284 extract Substances 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 239000013307 optical fiber Substances 0.000 description 1
- 230000033772 system development Effects 0.000 description 1
Images
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The invention discloses a method for clock synchronization, an equipment frame and a system thereof and pertains to the field of communication. The method comprises the steps of: receiving a first interconnection message sent by a clock synchronization peripheral node equipment frame through an inter-frame interconnecting interface of the equipment frame, determining a uniform clock synchronization reference message according to the first interconnection message and sending the uniform clock synchronization reference message to the clock synchronization peripheral node equipment frame by the inter-frame interconnecting interface of the equipment frame. The first interconnection message comprises first business data and the clock synchronization reference message inside the clock synchronization peripheral node equipment frame. The system comprises the clock synchronization peripheral node equipment frame and a clock synchronization central node equipment frame. The invention utilizes an existing inter-frame interconnecting channel to carry the clock synchronization reference message while sending business data, so as to realize the clock synchronization among a plurality of equipment frames without arranging special circuits additionally, thus getting rid of the defect that clock synchronization is limited by hardware and being more flexible for realization.
Description
Technical field
The present invention relates to the communications field, particularly a kind of method of clock synchronization, equipment frame and system.
Background technology
Along with broadband telecommunication network to all-IP (Internet Protocol, network interconnection agreement) changes fast development, large-scale message routing switching equipment, as: Gigabit (gigabit) router, Terabit (too bit) router etc. have begun by the single frame system to the multi-chassis cascading system development.
The multi-chassis cascading system generally takes Full Mesh (the full connection) or Multi-Star (many stars) framework to carry out interconnected.But on clock synchronization is handled, generally all adopt the star logical construction, specify one of them or two equipment frames as the clock synchronization Centroid, the miscellaneous equipment frame is as the clock synchronization peripheral node.Mainly contain two kinds of methods that realize clock synchronization between many frames at present:
First method is the equipment frame that is interconnected to all other clock synchronization peripheral nodes in the system as the equipment frame utilization special use of clock synchronization Centroid outer output, input interface synchronously, and the equipment frame by the clock synchronization Centroid transmits clock synchronization information to the equipment frame of all clock synchronization peripheral nodes again.When the equipment frame number in the multi-chassis cascading system increased, the equipment frame of clock synchronization Centroid need provide a large amount of special-purpose outer input, output interfaces synchronously to be used to connect the equipment frame of clock synchronization peripheral node.
Second method is that all devices frame utilization special use in the multi-chassis cascading system outer output, input interface synchronously are connected on the same BITS synchronizer, and each equipment frame in the system obtains clock sync signal from this BITS synchronizer.When the equipment frame number in the multi-chassis cascading system increased, it is interconnected with all devices frame of system that the BITS synchronizer need provide input synchronously outside increase synchronously special-purpose, output interface is used for.
In realizing process of the present invention, the inventor finds that there is following problem at least in prior art:
Clock synchronization in the multi-chassis cascading system needs special-purpose outer input, output interface synchronously, and when equipment frame increased, special-purpose outer output, input interface synchronously also increased synchronously, are difficult on the hardware realize.
Summary of the invention
In order to make clock synchronization in the multi-chassis cascading system break away from the restriction of hardware, the embodiment of the invention provides a kind of method, equipment frame and system of clock synchronization.Described technical scheme is as follows:
A kind of method of clock synchronization, described method comprises:
By interconnecting interface between the frame of this equipment frame, the first interconnected information that the synchronous peripheral node equipment frame of receive clock sends, the described first interconnected information comprises: first business datum and described clock synchronization peripheral node equipment frame clock internal reference synchronization information;
According to the described first interconnected information, determine unified clock reference synchronization information;
By interconnecting interface between the frame of this equipment frame, described unified clock reference synchronization information is sent to described clock synchronization peripheral node equipment frame.
A kind of method of clock synchronization, described method comprises:
By interconnecting interface between the frame of this equipment frame, send the first interconnected information to clock synchronization central node equipment frame, the described first interconnected information comprises: first business datum and this equipment frame clock internal reference synchronization information;
By interconnecting interface between the frame of described equipment frame, receive the second interconnected information that described clock synchronization central node equipment frame sends, the described second interconnected information comprises second business datum and unified clock reference synchronization information, wherein, described unified clock reference synchronization information is that described clock synchronization central node equipment frame is determined according to the described first interconnected information;
Obtain the unified clock reference synchronization information in the described second interconnected information.
A kind of equipment frame, described equipment frame comprises:
Receiving element, be used for by interconnecting interface between the frame of this equipment frame, the first interconnected information that the synchronous peripheral node equipment frame of receive clock sends, the described first interconnected information comprises: first business datum and described clock synchronization peripheral node equipment frame clock internal reference synchronization information;
Determine subelement, be used for the first interconnected information, determine unified clock reference synchronization information according to described receiving element reception;
Transmitting element is used for by interconnecting interface between the frame of this equipment frame, and the unified clock reference synchronization information that described definite subelement is determined sends to described clock synchronization peripheral node equipment frame.
A kind of equipment frame, described equipment frame comprises:
Transmitting element is used for sending the first interconnected information by interconnecting interface between the frame of this equipment frame to clock synchronization central node equipment frame, and the described first interconnected information comprises: first business datum and this equipment frame clock internal reference synchronization information;
Receiving element, be used for by interconnecting interface between the frame of described equipment frame, receive the second interconnected information that described clock synchronization central node equipment frame sends, the described second interconnected information comprises second business datum and unified clock reference synchronization information, wherein, described unified clock reference synchronization information is that described clock synchronization central node equipment frame is determined according to the described first interconnected information;
Acquiring unit is used for obtaining the unified clock reference synchronization information of the second interconnected information that described receiving element receives.
A kind of system of clock synchronization is characterized in that, described system comprises: clock synchronization peripheral node equipment frame and clock synchronization central node equipment frame;
Described clock synchronization peripheral node equipment frame, be used for by interconnecting interface between the frame of this equipment frame, send the first interconnected information to described clock synchronization central node equipment frame, the described first interconnected information comprises: first business datum and this equipment frame clock internal reference synchronization information;
Described clock synchronization central node equipment frame, be used for by interconnecting interface between the frame of this equipment frame, receive the described first interconnected information that described clock synchronization peripheral node equipment frame sends, according to the described first interconnected information, determine unified clock reference synchronization information, and, described unified clock reference synchronization information is sent to described clock synchronization peripheral node equipment frame by interconnecting interface between the frame of this equipment frame.
The beneficial effect of the technical scheme that the embodiment of the invention provides is: clock synchronization central node equipment frame is by interconnecting interface between the frame of self, the business datum that comprises this equipment frame that the synchronous peripheral node equipment frame of receive clock sends and the interconnected information of this equipment frame clock internal reference synchronization information, determine unified clock reference synchronization information according to interconnected information, and unified clock reference synchronization information sent to clock synchronization peripheral node equipment frame, thereby realized utilizing existing interconnecting channels, when the business transferring data, carry the clock synchronization reference information, to reach the purpose of clock synchronization between many equipment frames, need not extra deployment-specific circuit, broken away from the drawback that clock synchronization is subjected to hardware constraints, implemented more flexibly.
Description of drawings
Fig. 1 is the method flow diagram of a kind of clock synchronization of providing of the embodiment of the invention 1;
Fig. 2 is the method flow diagram of a kind of clock synchronization of providing of the embodiment of the invention 2;
Fig. 3 is the Full Mesh configuration diagram that the embodiment of the invention 3 provides;
Fig. 4 is the Multi-Star configuration diagram that the embodiment of the invention 3 provides;
Fig. 5 is the method flow diagram of clock synchronization between the Full Mesh framework lower frame that provides of the embodiment of the invention 3;
Fig. 6 is the SERDES structural representation that the embodiment of the invention 3 provides;
Fig. 7 is the built-in function logical schematic that is applicable to clock synchronization peripheral node equipment frame in all devices in the Full Mesh cluster and the Multi-Star cluster that the embodiment of the invention 3 provides;
Fig. 8 is the built-in function logical schematic that is applicable to clock synchronization central node equipment frame in the Multi-Star cluster that the embodiment of the invention 3 provides;
Fig. 9 is the equipment frame structural representation that the embodiment of the invention 4 provides;
Figure 10 is that the embodiment of the invention 4 provides order meta structure schematic diagram really;
Figure 11 is the transmitting element structural representation that the embodiment of the invention 4 provides;
Figure 12 is the equipment frame structural representation that the embodiment of the invention 5 provides;
Figure 13 is another structural representation of equipment frame that the embodiment of the invention 5 provides;
Figure 14 is the system configuration schematic diagram of the clock synchronization that provides of the embodiment of the invention 6.
Embodiment
For making the purpose, technical solutions and advantages of the present invention clearer, embodiment of the present invention is described further in detail below in conjunction with accompanying drawing.
Referring to Fig. 1, present embodiment provides a kind of method of clock synchronization, and this method comprises:
101: by interconnecting interface between the frame of this equipment frame, the first interconnected information that the synchronous peripheral node equipment frame of receive clock sends, this first interconnected information comprises: first business datum and this clock synchronization peripheral node equipment frame clock internal reference synchronization information;
102:, determine unified clock reference synchronization information according to this first interconnected information;
103:, this unified clock reference synchronization information is sent to this clock synchronization peripheral node equipment frame by interconnecting interface between the frame of this equipment frame.
The method that present embodiment provides, clock synchronization central node equipment frame is by interconnecting interface between the frame of self, the business datum that comprises this equipment frame that the synchronous peripheral node equipment frame of receive clock sends and the interconnected information of this equipment frame clock internal reference synchronization information, determine unified clock reference synchronization information according to interconnected information, and unified clock reference synchronization information sent to clock synchronization peripheral node equipment frame, thereby realized utilizing interconnecting channels between existing frame, when the business transferring data, carry the clock synchronization reference information, to reach the purpose of clock synchronization between many equipment frames, need not extra deployment-specific circuit, broken away from the drawback that clock synchronization is subjected to hardware constraints, implemented more flexibly.
Referring to Fig. 2, present embodiment provides a kind of method of clock synchronization, and this method comprises:
201: by interconnecting interface between the frame of this equipment frame, send the first interconnected information to clock synchronization central node equipment frame, this first interconnected information comprises: first business datum and this equipment frame clock internal reference synchronization information;
202: by interconnecting interface between the frame of this this equipment frame, receive the second interconnected information that this clock synchronization central node equipment frame sends, this second interconnected information comprises second business datum and unified clock reference synchronization information, wherein, this unified clock reference synchronization information is that this clock synchronization central node equipment frame is determined according to this first interconnected information;
203: obtain the unified clock reference synchronization information in this second interconnected information.
The method that present embodiment provides, clock synchronization peripheral node equipment frame is by interconnecting interface between the frame of self, the business datum that comprises this equipment frame that the synchronous central node equipment frame of receive clock sends and the interconnected information of unified clock reference synchronization information, and obtain unified clock reference synchronization information in the interconnected information, thereby realized utilizing interconnecting channels between existing frame, when the business transferring data, carry the clock synchronization reference information, to reach the purpose of clock synchronization between many equipment frames, need not extra deployment-specific circuit, broken away from the drawback that clock synchronization is subjected to hardware constraints, implemented more flexibly.
Present embodiment provides a kind of method of clock synchronization, and this method is mainly used in the clock synchronization between each equipment frame in the multi-chassis cascading system.
The multi-chassis cascading system generally takes Full Mesh (the full connection) or Multi-Star (many stars) framework to carry out interconnected.In Full Mesh framework, as shown in Figure 3, direct interconnected path is arranged all between any one equipment frame and the miscellaneous equipment frame.In the Multi-Star framework, as shown in Figure 4, branch center equipment frame and ancillary equipment frame two classes have direct interconnected path between ancillary equipment frame and the central apparatus frame, can only be interconnected indirectly by the central apparatus frame between the ancillary equipment frame.
No matter adopt many frameworks of Full Mesh structure, still adopt many frameworks of Multi-Star structure, present embodiment adopts the star logical construction on clock synchronization is handled, with one of them or two equipment frames as the clock synchronization Centroid (if two equipment frames are simultaneously as the clock synchronization Centroid, generally all be for reliability, and mutual redundancy backup), the miscellaneous equipment frame is as the clock synchronization peripheral node.Wherein, in many frameworks of Multi-Star structure, present embodiment is chosen the central apparatus frame as clock synchronization central node equipment frame, and all ancillary equipment frames are as clock synchronization peripheral node equipment frame.In the present embodiment, clock synchronization central node equipment frame and clock synchronization peripheral node equipment frame all refer to be positioned in logic center and peripheral equipment frame.
System is an example with Full Mesh multi-chassis cascading, and referring to Fig. 5, the idiographic flow of clock synchronization is as follows:
301: clock synchronization peripheral node equipment frame obtains this equipment frame clock internal reference synchronization information;
Concrete, receive clock synchronization information from this equipment frame business interface, therefrom select one as this equipment frame clock internal reference synchronization information.
302: this clock synchronization reference information is carried in the serial clock information;
303: serial clock information and first business datum of self are formed the first interconnected information;
304:, the first interconnected information is sent to clock synchronization central node equipment frame by interconnecting interface between the frame of self;
Wherein, this high-speed interconnect interface is the existing interface that is used for the transmitting high speed business datum, and present embodiment transmits the first interconnected information with this interface.
If in the multi-chassis cascading system a plurality of clock synchronization peripheral node equipment frames are arranged, then each all passes through the mode of step 301-304, and this equipment frame clock internal reference synchronization information is sent to clock synchronization central node equipment frame.
305: clock synchronization central node equipment frame receives the first interconnected information that clock synchronization peripheral node equipment frame sends by interconnecting interface between the frame of self;
306:, obtain serial clock information according to the first interconnected information;
307:, obtain clock synchronization peripheral node equipment frame clock internal reference synchronization information with this serial clock information frequency division;
Through step 305-307, clock synchronization central node equipment frame can obtain in the multi-chassis cascading system, the clock synchronization reference information of all clock synchronization peripheral node equipment frames.
308: clock synchronization central node equipment frame obtains this equipment frame clock internal reference synchronization information;
309:, determine unified clock reference synchronization information according to this equipment frame clock internal reference synchronization information and clock synchronization peripheral node equipment frame clock internal reference synchronization information;
Concrete, according to predefined strategy, from this equipment frame and peripheral node equipment frame clock internal reference synchronization information, select one, as the unified clock reference synchronization information of this group system.
Through step 305-309, clock synchronization central node equipment frame has just been determined the unified clock reference synchronization information of this group system.After this, clock synchronization central node equipment frame needs this unified clock reference synchronization distribution of information in whole group system, not only be distributed to equipment (if the Multi-Star multi-chassis cascading system in this equipment frame, then clock synchronization central node equipment frame does not need this step), also will be distributed to other clock synchronization peripheral node equipment frame, detailed process is as follows:
310: unified clock reference synchronization information is carried in the serial clock information;
311: this serial clock information and second business datum of self are formed the second interconnected information;
312:, the second interconnected information is sent to clock synchronization central node equipment frames all in this group system by interconnecting interface between the frame of self;
313: clock synchronization peripheral node equipment frame receives the second interconnected information that clock synchronization central node equipment frame sends by interconnecting interface between the frame of this equipment frame;
314:, obtain serial clock information according to this second interconnected information;
315:, obtain unified clock reference synchronization information with this serial clock information frequency division
Clock synchronization peripheral node equipment frame obtains this unified clock reference synchronization distribution of information to be given the equipment of this equipment frame inside after the unified clock reference synchronization information.
Through step 301-315, all devices frame in the Full Mesh group system and internal unit thereof all are synchronized with a timing reference input, i.e. unified clock reference synchronization information.
The idiographic flow of the clock synchronization of Multi-Star multi-chassis cascading system is identical substantially with Full Mesh group system.Difference is, Multi-Star multi-chassis cascading system, because clock synchronization central node equipment frame is generally chosen the central apparatus frame, and the central apparatus frame itself does not have business interface.Therefore, in the Multi-Star multi-chassis cascading system, clock synchronization central node equipment frame need not execution in step 308, and is corresponding, the content of step 309 becomes: according to clock synchronization peripheral node equipment frame clock internal reference synchronization information, determine unified clock reference synchronization information.In addition, when distribution unified clock reference synchronization information, only be distributed to other clock synchronization peripheral node equipment frame.Other step is identical with the clock synchronization process of Full Mesh multi-chassis cascading system, repeats no more here.
Further, step 302,303 and step 310,311 can adopt the SERDES technology to realize.Referring to SERDES structural representation shown in Figure 6.
At sending direction, frequency is parallel data and parallel clock (the general designation business datum of n for the fparallel bit wide, comprise first business datum and second business datum in the present embodiment), (present embodiment is the n:m balance code through the balance code module, commonly used 8b:10b balance code, 64b:66b balance code etc. are arranged), being converted to bit wide is m, and frequency still is the parallel equilibrium criterion of fparallel; Through parallel serial conversion module, changing frequency into is the high speed serialization business datum of fserial (fserial=fparallel*m); Transmitter side also has clock multiplier and phase-locked module, it is added to clock synchronization reference information and local reference clock fRxref on the serial clock information, serial clock information and serial business datum are formed interconnected information (comprising the first interconnected information and the second interconnected information in the present embodiment), and interconnected information is sent.
At receive direction, frequency is the interconnected information of fserial, at first passes through clock and data recovery (CDR, Clock Data Recovery) module, the reference clock fRxref that this module provides based on this locality recovers serial clock information and serial business datum from the interconnected information that receives.To change bit wide into be m to the serial business datum that recovers through string and modular converter, frequency is the parallel equilibrium criterion of fparallel (fparallel=fserial/m), pass through balance decoder module (being the decoding of m:n balance among the figure) then, being converted to bit wide is n, and frequency still is the business datum of fparallel; The high speed serialization clock information that receiver side recovers is out handled output clock synchronization reference information through frequency division.
When more than having introduced in the group system clock synchronization, the information interaction flow process between the equipment frame.When realizing clock synchronization, the function logic structure of equipment frame inside comprises interconnect module (being provided with M) between several business interface modules (being provided with N), two central processing module (one of them is used for backup) and frame referring to shown in Figure 7.This logical construction is applicable to all devices frame in many frameworks of Full Mesh structure, and the clock synchronization peripheral node equipment frame in the Multi-Star multi-chassis cascading.
When this equipment frame during, as follows to the processing procedure of clock synchronization as the clock synchronization peripheral node:
On the business interface module, incoming line clock sync signal from business interface extracts (as figure steps A 1) afterwards through interface chip, select (as figure step B1) and be positioned at circuit reference clock on the central processing module to select (as figure step C1) two-stage to select after the processing through the circuit reference clock that is positioned at the business interface inside modules, be sent to be positioned at central processing module the clock processing center as alternative clock synchronization reference source.Clock processing center (as figure step D1) only needs the line clock synchronizing signal according to the inner input of this equipment frame, do the further selection in this equipment frame clock internal reference synchronization source, and the clock synchronization reference signal after will selecting is by being positioned at the interconnected reference clock distribution (as figure step e 1) on the central processing module and being positioned at the interconnected reference clock distribution (as figure step F 1) on the interconnect module between frame, be distributed to step by step between frame between the frame on the interconnect module on the interconnecting interface chip, be used for that the interconnecting interface chip sends this equipment frame clock internal synchronous reference signal (as figure step G1) by interconnecting interface between frame between frame, thereby the clock synchronization reference signal that this equipment frame is selected sends to the neighbouring device frame by interconnecting interface between this frame.Because very clear and definite as the destination that the clock synchronization reference signal of the equipment frame of clock synchronization peripheral node sends, be equipment frame, so step e 1, F1, G1 not broadcasting as the clock synchronization Centroid, but the distribution with purpose.When the synchronous peripheral node equipment frame of clock receives the unified clock synchronous reference signal that clock synchronization central node equipment frame sends, its data flow is just in time opposite with aforesaid transmission flow, here only be briefly described as follows: the interconnecting interface chip receives unified clock synchronous reference signal (as figure steps A 2) by interconnecting interface between frame between frame, the interconnected reference clock that receives in (as figure step B2) and the central processing module by the interconnected reference clock in the interconnect module between frame receives (as figure step C2), the unified clock synchronous reference signal is transferred to clock processing center (as figure step D2) step by step, receive the circuit reference clock reception (as figure step F 2) of (as figure step e 2) and business interface module then through the circuit reference clock of central processing module, be distributed to the interface chip (as figure steps A 2) of business module step by step, by business interface the unified clock synchronous reference signal be distributed to equipment in this equipment frame at last.Wherein, interconnecting interface chip and interface chip between frame specifically can adopt aforementioned SERDES technology to realize.
When this equipment frame during as the clock synchronization Centroid, the processing procedure of clock synchronization is identical substantially with the clock synchronization peripheral node.Difference is, clock processing center (corresponding step D1) need be determined the unified clock synchronous reference signal in this cluster according to the clock synchronization reference signal of the clock synchronization ancillary equipment frame of this equipment frame clock internal synchronous reference signal and reception.In addition, when distribution unified clock synchronous reference signal, not only to be distributed to the interface chip of the business interface module of this equipment frame, also will be distributed to other clock synchronization peripheral node equipment frame.
When specific implementation, can pass through software or logic configuration, select equipment frame to be operated in clock synchronization Centroid or clock synchronization peripheral node.
Referring to shown in Figure 8, the function logic structure of the clock synchronization central node equipment frame inside of Multi-Star multi-chassis cascading comprises: interconnect module between two central processing module (one of them is used for backup) and frame (being provided with M).With the clock synchronization central node equipment frame main distinction of Full Mesh multi-chassis cascading system be: the clock synchronization central node equipment frame in the Multi-Star multi-chassis cascading system is the central apparatus frame, and the central apparatus frame itself does not have business interface.Therefore, on the handling process of clock synchronization, the clock synchronization central node equipment frame of Multi-Star multi-chassis cascading system need not execution in step 308, accordingly, the content of step 309 becomes: according to clock synchronization peripheral node equipment frame clock internal reference synchronization information, determine unified clock reference synchronization information.In addition, during distribution unified clock reference synchronization information, only be distributed to other clock synchronization peripheral node equipment frame.Other step is identical with the clock synchronization process of Full Mesh multi-chassis cascading system.
The method that present embodiment provides, realized utilizing interconnecting channels between existing frame, when the business transferring data, carry the clock synchronization reference information, to reach the purpose of clock synchronization between many equipment frames, need not extra deployment-specific circuit, broken away from the drawback that clock synchronization is subjected to hardware constraints, can realize, implemented more flexible by software arrangements.In addition, interconnecting channels between existing frame often adopts optical fiber to realize that with respect to prior art, reliability is than higher.
Referring to Fig. 9, present embodiment provides a kind of equipment frame, and this equipment frame comprises:
Receiving element 401, be used for by interconnecting interface between the frame of this equipment frame, the first interconnected information that the synchronous peripheral node equipment frame of receive clock sends, this first interconnected information comprises: first business datum and this clock synchronization peripheral node equipment frame clock internal reference synchronization information;
Determining unit 402 is used for the first interconnected information according to 401 receptions of this receiving element, determines unified clock reference synchronization information;
Transmitting element 403 is used for by interconnecting interface between the frame of this equipment frame, and the unified clock reference synchronization information that this determining unit 402 is determined sends to this clock synchronization peripheral node equipment frame.
Further, referring to Figure 10, this determining unit 402 comprises:
Obtain subelement 402a, be used for obtaining this clock synchronization peripheral node equipment frame clock internal reference synchronization information of this first interconnected information;
Determine subelement 402b, be used for obtaining the clock synchronization peripheral node equipment frame clock internal reference synchronization information that subelement 402a obtains, determine unified clock reference synchronization information according to this.
Further,
This obtains subelement 402a, also is used to obtain this equipment frame clock internal reference synchronization information;
Should determine subelement 402b, and also be used for obtaining clock synchronization peripheral node equipment frame clock internal reference synchronization information and this equipment frame clock internal reference synchronization information that subelement 402a obtains, determine unified clock reference synchronization information according to this.
Further, this obtains subelement 402a, specifically is used for obtaining serial clock information according to this first interconnected information, with this serial clock information frequency division, obtains this clock synchronization peripheral node equipment frame clock internal reference synchronization information.
Further, referring to Figure 11, this transmitting element 403 comprises:
Serial clock forms subelement 403a, is used for this unified clock reference synchronization information is carried at serial clock information;
Interconnected information forms subelement 403b, is used for that this serial clock is formed subelement 403a serial clock information that generates and second business datum that this equipment frame sends in advance and forms the second interconnected information;
Send subelement 403c, be used for by interconnecting interface between the frame of this equipment frame, the second interconnected information that this interconnected information is formed subelement 403b generation sends to this clock synchronization peripheral node equipment frame.
The equipment frame that present embodiment provides, belong to same design with the clock synchronization central node equipment frame among the method embodiment, wherein, interconnect module belongs to same design between the frame among receiving element 401 that this equipment frame comprises and transmitting element 403 and the method embodiment, this equipment frame comprises that unit 402 of order really and central processing module among the method embodiment belong to same design, its concrete implementation procedure sees method embodiment for details, does not repeat them here.
The equipment frame that present embodiment provides, realized utilizing interconnecting channels between existing frame, when the business transferring data, carry the clock synchronization reference information, to reach the purpose of clock synchronization between many equipment frames, need not extra deployment-specific circuit, broken away from the drawback that clock synchronization is subjected to hardware constraints, implemented more flexibly.
Embodiment 5
Referring to Figure 12, present embodiment provides a kind of equipment frame, and this equipment frame comprises:
Transmitting element 501 is used for sending the first interconnected information by interconnecting interface between the frame of this equipment frame to clock synchronization central node equipment frame, and this first interconnected information comprises: first business datum and this equipment frame clock internal reference synchronization information;
Receiving element 502, be used for by interconnecting interface between the frame of this this equipment frame, receive the second interconnected information that this clock synchronization central node equipment frame sends, this second interconnected information comprises second business datum and unified clock reference synchronization information, wherein, this unified clock reference synchronization information is that this clock synchronization central node equipment frame is determined according to this first interconnected information;
Acquiring unit 503 is used for obtaining the unified clock reference synchronization information of the second interconnected information that this receiving element 502 receives.
Further, this acquiring unit 503 specifically is used for obtaining serial clock information according to this second interconnected information, with this serial clock information frequency division, obtains unified clock reference synchronization information.
Further, referring to Figure 13, this equipment frame also comprises:
Serial clock forms unit 504, is used for this this equipment frame clock internal reference synchronization information is carried at serial clock information;
Interconnected information forming unit 505 is used for serial clock information and this first business datum that this serial clock formation unit 504 generates are formed this first interconnected information.
The equipment frame that present embodiment provides, belong to same design with the clock synchronization peripheral node equipment frame among the method embodiment, wherein, the transmitting element 501 that this equipment frame comprises, receiving element 502 and acquiring unit 503, and serial clock forms unit 504 and interconnected information forming unit 505, and and interconnect module belongs to same design between the frame among the method embodiment, and its concrete implementation procedure sees method embodiment for details, does not repeat them here.
The equipment frame that present embodiment provides, realized utilizing interconnecting channels between existing frame, when the business transferring data, carry the clock synchronization reference information, to reach the purpose of clock synchronization between many equipment frames, need not extra deployment-specific circuit, broken away from the drawback that clock synchronization is subjected to hardware constraints, implemented more flexibly.
Embodiment 6
Referring to Figure 14, present embodiment provides a kind of system of clock synchronization, and this system comprises: clock synchronization peripheral node equipment frame 601 and clock synchronization central node equipment frame 602;
This clock synchronization peripheral node equipment frame 601, be used for by interconnecting interface between the frame of this equipment frame, send the first interconnected information to this clock synchronization central node equipment frame 602, this first interconnected information comprises: first business datum and this equipment frame clock internal reference synchronization information;
This clock synchronization central node equipment frame 602, be used for by interconnecting interface between the frame of this equipment frame, receive this first interconnected information that this clock synchronization peripheral node equipment frame 601 sends, according to this first interconnected information, determine unified clock reference synchronization information, and, this unified clock reference synchronization information is sent to this clock synchronization peripheral node equipment frame 601 by interconnecting interface between the frame of this equipment frame.
Further,
This clock synchronization central node equipment frame 602, also be used for by interconnecting interface between the frame of this equipment frame, send the second interconnected information to this clock synchronization peripheral node equipment frame 601, this second interconnected information comprises second business datum and unified clock reference synchronization information;
This clock synchronization peripheral node equipment frame 601 also is used for by interconnecting interface between the frame of this equipment frame, receives this second interconnected information, and obtains the unified clock reference synchronization information in this second interconnected information.
Further,
This clock synchronization peripheral node equipment frame 601 also is used for this equipment frame clock internal reference synchronization information is carried at serial clock information, and this serial clock information and this first business datum are formed this first interconnected information.
Further,
This clock synchronization central node equipment frame 602 also is used for this unified clock reference synchronization information is carried at serial clock information, and this serial clock information and pre-second business datum that sends of this equipment frame are formed the second interconnected information.
Clock synchronization center/peripheral node equipment frame that the system that present embodiment provides is related, respectively with method embodiment in clock synchronization center/peripheral node equipment frame belong to same design, its concrete implementation procedure sees method embodiment for details, does not repeat them here.
The system that present embodiment provides, realized utilizing interconnecting channels between existing frame, when the business transferring data, carry the clock synchronization reference information, to reach the purpose of clock synchronization between many equipment frames, need not extra deployment-specific circuit, broken away from the drawback that clock synchronization is subjected to hardware constraints, implemented more flexibly.
All or part of content in the technical scheme that above embodiment provides can realize that its software program is stored in the storage medium that can read by software programming, storage medium for example: the hard disk in the computer, CD or floppy disk.
The above only is preferred embodiment of the present invention, and is in order to restriction the present invention, within the spirit and principles in the present invention not all, any modification of being done, is equal to replacement, improvement etc., all should be included within protection scope of the present invention.
Claims (20)
1, a kind of method of clock synchronization is characterized in that, described method comprises:
By interconnecting interface between the frame of this equipment frame, the first interconnected information that the synchronous peripheral node equipment frame of receive clock sends, the described first interconnected information comprises: first business datum and described clock synchronization peripheral node equipment frame clock internal reference synchronization information;
According to the described first interconnected information, determine unified clock reference synchronization information;
By interconnecting interface between the frame of this equipment frame, described unified clock reference synchronization information is sent to described clock synchronization peripheral node equipment frame.
2, the method for claim 1 is characterized in that, and is described according to the described first interconnected information, determines that unified clock reference synchronization information comprises:
Obtain the described clock synchronization peripheral node equipment frame clock internal reference synchronization information in the described first interconnected information;
According to described clock synchronization peripheral node equipment frame clock internal reference synchronization information, determine unified clock reference synchronization information.
3, the method for claim 1 is characterized in that, and is described according to the described first interconnected information, determines that unified clock reference synchronization information comprises:
Obtain the described clock synchronization peripheral node equipment frame clock internal reference synchronization information in the described first interconnected information;
Obtain this equipment frame clock internal reference synchronization information;
According to described clock synchronization peripheral node equipment frame clock internal reference synchronization information and described equipment frame clock internal reference synchronization information, determine unified clock reference synchronization information.
As claim 2 or 3 described methods, it is characterized in that 4, the described described clock synchronization peripheral node equipment frame clock internal reference synchronization information of obtaining in the described first interconnected information comprises:
According to the described first interconnected information, obtain serial clock information;
With described serial clock information frequency division, obtain described clock synchronization peripheral node equipment frame clock internal reference synchronization information.
5, the method for claim 1 is characterized in that, and is described by interconnecting interface between the frame of this equipment frame, described unified clock reference synchronization information sent to described clock synchronization peripheral node equipment frame comprise:
Described unified clock reference synchronization information is carried in the serial clock information;
Described serial clock information and pre-second business datum that sends of this equipment frame are formed the second interconnected information;
By interconnecting interface between the frame of this equipment frame, the described second interconnected information is sent to described clock synchronization peripheral node equipment frame.
6, a kind of method of clock synchronization is characterized in that, described method comprises:
By interconnecting interface between the frame of this equipment frame, send the first interconnected information to clock synchronization central node equipment frame, the described first interconnected information comprises: first business datum and this equipment frame clock internal reference synchronization information;
By interconnecting interface between the frame of described equipment frame, receive the second interconnected information that described clock synchronization central node equipment frame sends, the described second interconnected information comprises second business datum and unified clock reference synchronization information, wherein, described unified clock reference synchronization information is that described clock synchronization central node equipment frame is determined according to the described first interconnected information;
Obtain the unified clock reference synchronization information in the described second interconnected information.
7, method as claimed in claim 6 is characterized in that, and is described by interconnecting interface between the frame of this equipment frame, also comprises before clock synchronization central node equipment frame sends the first interconnected information:
Described equipment frame clock internal reference synchronization information is carried in the serial clock information;
Described serial clock information and described first business datum are formed the described first interconnected information.
8, method as claimed in claim 6 is characterized in that, the described unified clock reference synchronization information of obtaining in the described second interconnected information comprises:
According to the described second interconnected information, obtain serial clock information;
With described serial clock information frequency division, obtain unified clock reference synchronization information.
9, a kind of equipment frame is characterized in that, described equipment frame comprises:
Receiving element, be used for by interconnecting interface between the frame of this equipment frame, the first interconnected information that the synchronous peripheral node equipment frame of receive clock sends, the described first interconnected information comprises: first business datum and described clock synchronization peripheral node equipment frame clock internal reference synchronization information;
Determine subelement, be used for the first interconnected information, determine unified clock reference synchronization information according to described receiving element reception;
Transmitting element is used for by interconnecting interface between the frame of this equipment frame, and the unified clock reference synchronization information that described definite subelement is determined sends to described clock synchronization peripheral node equipment frame.
10, equipment frame as claimed in claim 9 is characterized in that, described definite subelement comprises:
Obtain subelement, be used for obtaining the described clock synchronization peripheral node equipment frame clock internal reference synchronization information of the described first interconnected information;
Determine subelement, be used for obtaining the clock synchronization peripheral node equipment frame clock internal reference synchronization information that subelement obtains, determine unified clock reference synchronization information according to described.
11, equipment frame as claimed in claim 10 is characterized in that,
The described subelement that obtains also is used to obtain this equipment frame clock internal reference synchronization information;
Described definite subelement also is used for obtaining clock synchronization peripheral node equipment frame clock internal reference synchronization information and this equipment frame clock internal reference synchronization information that subelement obtains according to described, determines unified clock reference synchronization information.
12, as claim 10 or 11 described equipment frames, it is characterized in that, the described subelement that obtains, specifically be used for according to the described first interconnected information, obtain serial clock information, with described serial clock information frequency division, obtain described clock synchronization peripheral node equipment frame clock internal reference synchronization information.
13, equipment frame as claimed in claim 9 is characterized in that, described transmitting element comprises:
Serial clock forms subelement, is used for described unified clock reference synchronization information is carried at serial clock information;
Interconnected information forms subelement, is used for that described serial clock is formed subelement serial clock information that generates and second business datum that this equipment frame sends in advance and forms the second interconnected information;
Send subelement, be used for by interconnecting interface between the frame of this equipment frame, the second interconnected information that described interconnected information is formed the subelement generation sends to described clock synchronization peripheral node equipment frame.
14, a kind of equipment frame is characterized in that, described equipment frame comprises:
Transmitting element is used for sending the first interconnected information by interconnecting interface between the frame of this equipment frame to clock synchronization central node equipment frame, and the described first interconnected information comprises: first business datum and this equipment frame clock internal reference synchronization information;
Receiving element, be used for by interconnecting interface between the frame of described equipment frame, receive the second interconnected information that described clock synchronization central node equipment frame sends, the described second interconnected information comprises second business datum and unified clock reference synchronization information, wherein, described unified clock reference synchronization information is that described clock synchronization central node equipment frame is determined according to the described first interconnected information;
Acquiring unit is used for obtaining the unified clock reference synchronization information of the second interconnected information that described receiving element receives.
15, equipment frame as claimed in claim 14 is characterized in that, described acquiring unit specifically is used for obtaining serial clock information according to the described second interconnected information, with described serial clock information frequency division, obtains unified clock reference synchronization information.
16, equipment frame as claimed in claim 14 is characterized in that, described equipment frame also comprises:
Serial clock forms the unit, is used for described equipment frame clock internal reference synchronization information is carried at serial clock information;
Interconnected information forming unit is used for serial clock information and described first business datum that described serial clock formation unit generates are formed the described first interconnected information.
17, a kind of system of clock synchronization is characterized in that, described system comprises: clock synchronization peripheral node equipment frame and clock synchronization central node equipment frame;
Described clock synchronization peripheral node equipment frame, be used for by interconnecting interface between the frame of this equipment frame, send the first interconnected information to described clock synchronization central node equipment frame, the described first interconnected information comprises: first business datum and this equipment frame clock internal reference synchronization information;
Described clock synchronization central node equipment frame, be used for by interconnecting interface between the frame of this equipment frame, receive the described first interconnected information that described clock synchronization peripheral node equipment frame sends, according to the described first interconnected information, determine unified clock reference synchronization information, and, described unified clock reference synchronization information is sent to described clock synchronization peripheral node equipment frame by interconnecting interface between the frame of this equipment frame.
18, system as claimed in claim 17 is characterized in that,
Described clock synchronization central node equipment frame, also be used for by interconnecting interface between the frame of this equipment frame, send the second interconnected information to described clock synchronization peripheral node equipment frame, the described second interconnected information comprises second business datum and unified clock reference synchronization information;
Described clock synchronization peripheral node equipment frame also is used for receiving the described second interconnected information by interconnecting interface between the frame of this equipment frame, and obtains the unified clock reference synchronization information in the described second interconnected information.
19, as claim 17 or 18 described systems, it is characterized in that, described clock synchronization peripheral node equipment frame, also be used for this equipment frame clock internal reference synchronization information is carried at serial clock information, described serial clock information and described first business datum are formed the described first interconnected information.
20, as claim 17 or 18 described systems, it is characterized in that, described clock synchronization central node equipment frame, also be used for described unified clock reference synchronization information is carried at serial clock information, described serial clock information and pre-second business datum that sends of this equipment frame are formed the second interconnected information.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910145717 CN101562490B (en) | 2009-05-31 | 2009-05-31 | Method for clock synchronization as well as equipment frame and system thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910145717 CN101562490B (en) | 2009-05-31 | 2009-05-31 | Method for clock synchronization as well as equipment frame and system thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101562490A true CN101562490A (en) | 2009-10-21 |
| CN101562490B CN101562490B (en) | 2013-01-30 |
Family
ID=41221125
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200910145717 Expired - Fee Related CN101562490B (en) | 2009-05-31 | 2009-05-31 | Method for clock synchronization as well as equipment frame and system thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101562490B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2013097092A1 (en) * | 2011-12-27 | 2013-07-04 | 中兴通讯股份有限公司 | Global synchronization method and system based on packet switching system |
| CN107579779A (en) * | 2017-09-13 | 2018-01-12 | 中国电子科技集团公司第四十研究所 | A kind of coding circuit design method for optical fiber transmission |
| WO2019056917A1 (en) * | 2017-09-22 | 2019-03-28 | 烽火通信科技股份有限公司 | Cluster clock management system and management method |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105897366B (en) * | 2016-04-01 | 2018-09-04 | 浪潮电子信息产业股份有限公司 | Method and system for ensuring time consistency of computer cluster nodes |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101267251A (en) * | 2008-04-30 | 2008-09-17 | 中兴通讯股份有限公司 | Distributed base station clock synchronization method and system |
-
2009
- 2009-05-31 CN CN 200910145717 patent/CN101562490B/en not_active Expired - Fee Related
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2013097092A1 (en) * | 2011-12-27 | 2013-07-04 | 中兴通讯股份有限公司 | Global synchronization method and system based on packet switching system |
| US9391766B2 (en) | 2011-12-27 | 2016-07-12 | Zte Corporation | Global synchronization method and system based on packet switching system |
| CN107579779A (en) * | 2017-09-13 | 2018-01-12 | 中国电子科技集团公司第四十研究所 | A kind of coding circuit design method for optical fiber transmission |
| CN107579779B (en) * | 2017-09-13 | 2019-11-26 | 中国电子科技集团公司第四十一研究所 | A kind of coding circuit design method for optical fiber transmission |
| WO2019056917A1 (en) * | 2017-09-22 | 2019-03-28 | 烽火通信科技股份有限公司 | Cluster clock management system and management method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101562490B (en) | 2013-01-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6982974B1 (en) | Method and apparatus for a rearrangeably non-blocking switching matrix | |
| US6934305B1 (en) | Method and apparatus for detecting errors in a backplane frame | |
| US5923653A (en) | SONET/SDH receiver processor | |
| US5422880A (en) | Broadband switching fabric in a communication controller | |
| US7269130B2 (en) | Redundant add/drop multiplexor | |
| US5197062A (en) | Method and system for simultaneous analysis of multiplexed channels | |
| US5796795A (en) | Data transferring circuit which aligns clock and data | |
| US7158587B2 (en) | Multi-channel serdes receiver for chip-to-chip and backplane interconnects and method of operation thereof | |
| JPH05268234A (en) | Loop back method in ring transmission network and ring transmitting device | |
| US7050468B2 (en) | Multiplexed signal transmitter/receiver, communication system, and multiplexing transmission method | |
| JPH0787466B2 (en) | Communication terminal insertion control method | |
| CN102904706A (en) | Device and method for synchronizing system frequency in packet transport network | |
| US6400291B1 (en) | Multiple time domain serial-to-parallel converter | |
| CN101562490A (en) | Method for clock synchronization as well as equipment frame and system thereof | |
| CN1921371A (en) | Synchronised clock providing device and realizing method | |
| CN105516288A (en) | Architecture for extending physical ports with single Serdes, control method and control system thereof | |
| RU2543612C2 (en) | Load cross-switching processing method for optical transport network (otn) equipment and corresponding otn equipment | |
| CN102404102B (en) | A kind of method and apparatus of synchronous ethernet | |
| EP2897312B1 (en) | Clock synchronization method, system and device | |
| US7349411B2 (en) | Economically expansible switching network | |
| US7221687B2 (en) | Reference timing architecture | |
| US6801548B1 (en) | Channel ordering for communication signals split for matrix switching | |
| JP2002152164A (en) | Timing circuit for multiplexing/demultiplexing optical communication signal | |
| US7161965B2 (en) | Add/drop multiplexor with aggregate serializer/deserializers | |
| US7110424B2 (en) | Bi-directional serializer/deserializer with discretionary loop-back |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130130 |