CN101556778A - Method for optimizing display effect at power off and circuit thereof - Google Patents

Method for optimizing display effect at power off and circuit thereof Download PDF

Info

Publication number
CN101556778A
CN101556778A CNA2008101039022A CN200810103902A CN101556778A CN 101556778 A CN101556778 A CN 101556778A CN A2008101039022 A CNA2008101039022 A CN A2008101039022A CN 200810103902 A CN200810103902 A CN 200810103902A CN 101556778 A CN101556778 A CN 101556778A
Authority
CN
China
Prior art keywords
reset signal
con
power supply
input power
vdd
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA2008101039022A
Other languages
Chinese (zh)
Inventor
窦芳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing BOE Optoelectronics Technology Co Ltd
Original Assignee
Beijing BOE Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing BOE Optoelectronics Technology Co Ltd filed Critical Beijing BOE Optoelectronics Technology Co Ltd
Priority to CNA2008101039022A priority Critical patent/CN101556778A/en
Publication of CN101556778A publication Critical patent/CN101556778A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The invention discloses a method for optimizing display effect at power off. The method comprises the following steps: generating a high level or low level reset signal according to external input power supply voltage (VDD) and set threshold voltage in the power off condition of a thin film transistor-liquid crystal display (TFT-LCD) module; and adjusting working state of a time schedule controller (T/CON) according to the level of the generated reset signal. The invention also provides a circuit for optimizing display effect at power off. In the circuit, clock (CPV) signals output by the T/CON are reduced in time delay at power off moment of the TFT-LCD module by loading the Reset signal on a Reset pin of the T/CON, thus eliminating H-block phenomenon of the TFT-LCD module at power off.

Description

The Method and circuits of display effect when optimizing shutdown
Technical field
The present invention relates to lcd technology, relate in particular to a kind of Method and circuits of optimizing display effect when shutting down.
Background technology
Along with scientific-technical progress, various electronic products have become people's indispensable part of living, and wherein, display is the significant components of electronic multimedia product.Advantages such as power saving, volume are little, radiationless because LCD has, low power consumption, high resolving power, image quality are stable, replace traditional cathode-ray tube display gradually, be widely used on the display panel of electronic products such as mobile phone, TV, computing machine.
Existing LCD generally adopts tft liquid crystal to show (TFT-LCD, Thin FilmTransistor-Liquid Crystal Display) circuit structure, as shown in Figure 1, the circuit structure of TFT-LCD module mainly comprises: dc voltage changer (DC/DC Converter), reference voltage produce (Gamma) unit, time schedule controller (T/CON, Timing Controller) and driving circuit (DriverIntegral Circuit); Wherein driving circuit comprises: gate driver circuit (Gate Driver IC) and source electrode drive circuit (Source Driver IC).The workflow of TFT-LCD module is: the signal that enters from panel connector (Interface Connector) comprises input power supply, data-signal (Data) and control signal (Control), and the input power supply represents that with VDD VDD is an input voltage value; VDD is introduced into the DC/DC converter, is output as a digital supply voltage (DVDD, Digital Voltage) that is lower than VDD through the DC/DC converter, and DVDD need give source electrode drive circuit, gate driver circuit and T/CON power supply; The simulation supply voltage (AVDD, Analoge Voltage) of DC/DC converter output is given Gamma unit and source electrode drive circuit power supply; VDD, Data and Control signal enter T/CON, produce control timing, column clock signal (CPV, Clock Pulse Vertical) and control signal row start signal (STV, StartVertical) be sent on the gate driver circuit, wherein, CPV signal and STV signal are control signal; Other control signals of Data signal and generation are sent to source electrode drive circuit; The Gamma unit is used for producing the Gamma reference voltage, and the Gamma reference voltage that produces is delivered in the source electrode drive circuit.
It is to be noted, existing T/CON self has the Reset function, the Reset pin of T/CON is connected to the power input of T/CON in the existing technology, when if outside input power supply directly is connected with the input power supply of T/CON, the Reset pin of T/CON and the outside supply power of TFT-LCD module are the input of same road.Thereby, existing TFT-LCD module is when carrying out power-off operation, because closing of external power source needs certain hour, and the Reset pin of T/CON is connected to the power input of T/CON, so the voltage that the decline of the voltage at Reset pin place also needs to experience with external power source descends the same long time; Thereby the time period that causes power-off, interior T/CON was still in running order, still carried out the output of CPV signal.The output of CPV signal also is loaded on the gate driver circuit, makes the grid line of a part of TFT still be in open mode; In like manner, the DC/DC converter is also in running order in the time period of power-off, but the AVDD of DC/DC converter output can reduce and reduce along with the input power source voltage, and the Gamma reference voltage that produces among the Gamma also reduces with the reduction of understanding AVDD, and the output data of source electrode drive circuit can load on the source electrode of this part TFT like this.For the liquid crystal display that adopts normal white mode, the Gamma reference voltage is more little, picture displayed is deflection white more, so just make in the process of power-off, still the pairing position of TFT that is in open mode on the liquid crystal display has certain white picture to show, as shown in Figure 2, and for single low gray scale, dark picture, have the bright area slightly of a lateral direction penetrating in the middle of the liquid crystal display, this situation is the H-block phenomenon.
Like this, TFT-LCD module of the prior art is when shutdown, because T/CON can not quit work immediately, therefore, in the TFT-LCD module in postboost a period of time, T/CON still has the output of CPV signal, as shown in Figure 3, externally import under the condition that power source voltage is 3.3V, TFT-LCD module of the prior art is after carrying out shutdown, and the CPV signal is 2.1 milliseconds (ms) by the delay time to not having is arranged, in the time of this 2.1ms, the CPV signal loading of T/CON output makes the part grid line of TFT still be in open mode, thereby is easy to generate the H-block phenomenon to gate driver circuit.
Summary of the invention
In view of this, fundamental purpose of the present invention is to provide a kind of Method and circuits of optimizing display effect when shutting down, is easy to generate the problem of H-block phenomenon when shutting down with TFT-LCD module in the solution prior art.
For achieving the above object, technical scheme of the present invention is achieved in that
The invention provides a kind of method of optimizing display effect when shutting down, comprising:
Show at tft liquid crystal under the condition of TFT-LCD module shutdown, according to the threshold voltage generation high level or the low level reset signal of outside input power source voltage VDD and setting;
According to the level height of generation reset signal, adjust the duty of time schedule controller T/CON.
Described according to the VDD of outside input power supply and the threshold voltage generation high level or the low level reset signal of setting, specifically comprise:
The VDD of described outside input power supply and the threshold voltage of described setting are compared, obtain comparative result;
According to described comparative result, when the VDD of described outside input power supply is higher than described threshold voltage, generate the reset signal of high level; When the VDD of described outside input power supply is lower than described threshold voltage, generate low level reset signal.
The duty that described level according to the generation reset signal is just adjusted T/CON specifically comprises: determine the level height of described reset signal, and when the level of described reset signal was high level, the duty of adjusting described T/CON was an operate as normal; When the level of described reset signal was low level, the duty of adjusting described T/CON was for quitting work.
Described threshold voltage is the 1.8-3.0 volt.
The present invention also provides a kind of circuit of optimizing display effect when shutting down, comprising: reset signal generation unit and T/CON; Wherein,
Described reset signal generation unit, be used under the condition of TFT-LCD module shutdown, generate high level or low level reset signal according to the VDD of outside input power supply and the threshold voltage of setting, and the reset signal that the generated reseting pin by described T/CON is offered described T/CON;
Described T/CON is used for carrying out according to described reset signal the adjustment of duty, and described adjustment comprises: when the level of described reset signal was high level, it was operate as normal that described T/CON adjusts duty; When the level of described reset signal was low level, described T/CON adjusted duty for quitting work.
Described reset signal generation unit is made up of reset circuit, and described reset circuit comprises VDD pin, ground connection GND pin and reset signal output pin;
Described VDD pin connects the described outside input end of importing power supply, is used to receive described outside input power supply;
Described GND pin connects earth terminal;
Described reset signal output pin connects the reseting pin of described T/CON, and described reset signal is offered the reseting pin of described T/CON by the described output pin that resets.
Described reset signal generation unit is made up of interconnective first field effect transistor and second field effect transistor, and described first field effect transistor is a N type field effect transistor, and described second field effect transistor is a P type field effect transistor;
The grid of described first field effect transistor is connected with the grid of described second field effect transistor, and is connected to the input end of described outside input power supply, is used to receive described outside input power supply;
The source electrode of described first field effect transistor connects the input end of described outside input power supply, is used to receive described outside input power supply;
The drain electrode of described second field effect transistor connects earth terminal;
The drain electrode of described first field effect transistor is connected with the source electrode of described second field effect transistor, and is connected to the reseting pin of described T/CON, and being used for provides described reset signal to the reseting pin of described T/CON.
Described threshold voltage is the 1.8-3.0 volt.
The Method and circuits of display effect when optimization provided by the present invention is shut down, by on the Reset of T/CON pin, loading adjustable Reset signal, when outside input power source voltage is higher than preset threshold value voltage, the Reset signal that loads on the Reset pin is a high level, the T/CON operate as normal; When outside input power source voltage is lower than preset threshold value voltage, the Reset signal that loads on the Reset pin is a low level, T/CON quits work immediately, T/CON no longer includes the output of CPV signal, thereby make the TFT-LCD module when shutdown, the CPV signal of T/CON output has been eliminated the H-block phenomenon when the TFT-LCD module is shut down by there being the time-delay that becomes nothing to reduce.
Description of drawings
Fig. 1 is the inner structural representation of forming of the driving circuit section of TFT-LCD module in the prior art;
Fig. 2 is the schematic diagram that produces the H-block phenomenon in the prior art;
Fig. 3 is the time-delay oscillogram of TFT-LCD module CPV signal when shutdown in the prior art;
The method flow diagram of display effect when Fig. 4 optimizes shutdown for the present invention is a kind of;
Fig. 5 is the circuit diagram of display effect when adopting Reset IC to realize optimizing shutdown in the embodiment of the invention;
Fig. 6 is the circuit diagram of display effect when adopting FET to realize optimizing shutdown in the embodiment of the invention;
Fig. 7 is a Reset signal work principle schematic when adopting Reset IC among the present invention;
Fig. 8 is the time-delay oscillogram of the CPV signal when shutting down of TFT-LCD module among the present invention.
Embodiment
The technical solution of the present invention is further elaborated below in conjunction with the drawings and specific embodiments.
The present invention is by providing a kind of circuit of optimizing when shutdown display effect, realize a kind of method of display effect when optimizing shutdown by the circuit of optimizing shutdown, make the TFT-LCD module when shutdown, the CPV signal of T/CON output becomes the time-delay of not having and reduces by having, thus the H-block phenomenon when eliminating the shutdown of TFT-LCD module.
A kind of method of optimizing display effect when shutting down provided by the present invention, as shown in Figure 4, this method mainly may further comprise the steps:
Step 401 under the condition of TFT-LCD module shutdown, generates high level or low level Reset signal according to the VDD of outside input power supply and the threshold voltage of setting.
The circuit of display effect comprised Reset signal generation unit and T/CON when optimization provided by the present invention was shut down, and wherein, Reset signal generation unit connects the input end and the T/CON of outside input power supply.Stipulate in the design parameter of T/CON that the required supply voltage of T/CON operate as normal is 2.3~3.6V, the voltage at Reset pin place can guarantee then that greater than 1.2V the voltage at Reset pin place is input as high level.It is to be noted, supply voltage 2.3~3.6V, the Reset pin voltage is a kind of T/CON parameter regulation of the prior art greater than 1.2V, the T/CON parameter regulation that also has other kinds in the practical application, the T/CON parameter among the present invention are not limited only to above-mentioned parameter regulation.For above-mentioned T/CON, if in actual applications, during TFT-LCD module operate as normal, the VDD that outside input power supply offers T/CON is 3.3V, and the Reset pin that offers T/CON is input as high level; And under the condition of TFT-LCD module shutdown, closing of outside input power supply needs to experience one time, and during this period of time, the VDD of outside input power supply drops to 0V gradually by 3.3V.Through the reality test, under the condition of TFT-LCD module shutdown, it is 8.8ms that the VDD of outside input power supply drops to the required time of 0V by 3.3V.
The Reset signal generation unit of the circuit of display effect when optimization provided by the present invention is shut down, under the condition of TFT-LCD module shutdown, the VDD of power supply is imported in the outside and the threshold voltage of Reset signal generation unit compares, it is to be noted, the threshold voltage of Reset signal generation unit is to set according to the threshold voltage of circuit component running parameter in the Reset signal generation unit.When the VDD of outside input power supply was higher than threshold voltage, Reset signal generation unit generated the Reset signal of high level, and the Reset signal of the high level Reset pin by T/CON is offered T/CON; When the VDD of outside input power supply was lower than threshold voltage, Reset signal generation unit generated low level Reset signal, and the Reset pin of low level Reset signal by T/CON offered T/CON.For example: threshold voltage is 2.5V, it is to be noted that this voltage is example voltages, can be adjusted into other threshold voltage as required, scope can be about 1.8~3.0V, under the condition of TFT-LCD module shutdown, the VDD of outside input power supply is dropped to by 3.3V in the process of 2.5V, because the VDD of outside input power supply is higher than threshold voltage, Reset signal generation unit generates the Reset signal of high level; When the VDD of outside input power supply drops to 2.5V when following, because the VDD of outside input power supply is lower than threshold voltage, Reset signal generation unit generates low level Reset signal.
Step 402 according to the level height of generation Reset signal, is adjusted the duty of T/CON.
In above-mentioned steps 401, the Reset signal that is generated by Reset signal generation unit, the Reset pin by T/CON offers T/CON, and when the Reset signal on the Reset pin was high level, the T/CON operate as normal can be carried out the normal output of CPV signal; When the Reset signal on the Reset pin was low level, T/CON quit work immediately, stopped the output of CPV signal.For example: under the condition of TFT-LCD module shutdown, the VDD of outside input power supply is dropped to by 3.3V in the process of 2.5V, and the Reset signal that is received on the Reset pin of T/CON is a high level, the T/CON operate as normal; When the VDD of outside input power supply drops to 2.5V when following, the Reset signal that is received on the Reset pin of T/CON becomes low level, and T/CON quits work immediately.
In actual applications, above-mentioned Reset signal generation unit can be reset circuit (Reset IC, ResetIntegral Circuit), also can be the circuit of being made up of two field effect transistor (FET, Field Effect Transistor).Certainly, embodiments of the invention are not limited only to this two kinds of circuit, comprise that also other can be with the circuit structure that generates the Reset signal.
The method of display effect further elaborates when below in conjunction with embodiment shown in Figure 5 above-mentioned optimization of the present invention shown in Figure 4 being shut down, and as shown in Figure 5, Fig. 5 adopts Reset IC to realize optimizing the circuit diagram of closedown method in the embodiment of the invention.Among the figure, Reset IC comprises three pins: pin one, pin two and pin 3; Wherein, pin one is the VDD pin, connects the input end of outside input power supply, is used to receive outside input power supply; Pin two is that (GND, Ground) pin are used for connecting earth terminal to ground connection; Pin 3 is the reset signal output pin, connects the Reset pin of T/CON, and the Reset signal is the Reset pin that is offered T/CON by pin 3.
In TFT-LCD module start, the VDD of outside input power supply reaches 2.3V, and the Reset pin place voltage of T/CON is when reaching 1.2V, and T/CON begins operate as normal, carries out the normal output of CPV signal, and the CPV signal of generation offers gate driver circuit.When the TFT-LCD module was carried out power-off operation, the VDD of outside input power supply was begun to descend by 3.3V, and the threshold voltage of Reset IC is 2.5V.Reset IC produces the level height situation of change of Reset signal, as shown in Figure 7 according to the decline situation of VDD, be represented as high level with numeral 1, be represented as low level with numeral 0, then work as VDD and dropped to by 3.3V in the process of 2.5V, the Reset signal that Reset IC is produced is a high level 1; When VDD drops to 2.5V when following, the Reset signal that Reset IC is produced becomes low level 0 by high level 1.Therefore, when the TFT-LCD module was carried out power-off operation, when VDD drops to 2.5V when following, T/CON promptly quit work, and stops the output of CPV signal, and to become the delay time that does not have very little by having thereby make the CPV signal of output.After it is pointed out that below VDD drops to 2.5V, if VDD rises to more than the 2.5V once more, then the output of Reset signal becomes high level 1 by low level 0 again, impels T/CON to restart operate as normal.
The method of display effect further elaborates when in conjunction with embodiment shown in Figure 6 above-mentioned optimization of the present invention shown in Figure 4 being shut down below again, and as shown in Figure 6, Fig. 6 adopts FET to realize optimizing the circuit diagram of closedown method in the embodiment of the invention.Among the figure, Reset signal generation unit is made up of FET1 and FET2, and wherein, FET1 is N type FET, and FET2 is P type FET; The grid of FET1 is connected with the FET2 grid, and is connected to the input end of outside input power supply, is used to receive outside input power supply; The source electrode of FET1 connects the input end of outside input power supply, is used to receive outside input power supply; The drain electrode of FET2 connects earth terminal; The drain electrode of FET1 is connected with the source electrode of FET2, and is connected to the Reset pin of T/CON, is used for providing Reset signal to the Reset of T/CON pin.
In TFT-LCD module start, the VDD of outside input power supply reaches 2.3V, and the Reset pin place voltage of T/CON is when reaching 1.2V, and T/CON begins operate as normal, carries out the normal output of CPV signal, and the CPV signal of generation offers gate driver circuit.When the TFT-LCD module was carried out power-off operation, the VDD of outside input power supply was begun to descend by 3.3V, and the threshold voltage of FET is 2.5V.FET is according to the decline situation of VDD, produce the level height situation of change of Reset signal, as shown in Figure 7, be represented as high level with numeral 1, be represented as low level with numeral 0, then work as VDD and dropped in the process of 2.5V by 3.3V, FET1 opens, FET2 closes, and the Reset signal of generation is kept high level 1; When VDD drops to 2.5V when following, FET1 closes, and FET2 opens, and the Reset signal of generation becomes low level 0 by high level 1.Therefore, when the TFT-LCD module was carried out power-off operation, when VDD drops to 2.5V when following, T/CON promptly quit work, and stops the output of CPV signal, and to become the delay time that does not have very little by having thereby make the CPV signal of output.After it is pointed out that below VDD drops to 2.5V, if VDD rises to more than the 2.5V once more, then the output of Reset signal becomes high level 1 by low level 0 again, impels T/CON to restart operate as normal.
With the threshold voltage is that 2.5V is an example, the Method and circuits of display effect when the optimization of employing the invention described above is shut down, and after the TFT-LCD module was carried out power-off operation, when VDD dropped to 2.5V by 3.3V, T/CON promptly quit work, and no longer included the output of CPV signal.The time-delay oscillogram of CPV signal in the embodiment of the invention, as shown in Figure 8, the CPV signal is by there being the time-delay to not having only to need 0.38ms, the 2.1ms in compared to existing technology, delay time of the present invention shortens greatly.Because the present invention carries out in the process of power-off operation in the TFT-LCD module, therefore the CPV signal, has only few TFT grid line to open by there being the delay time to not having very short, even do not have opening of TFT grid line, thereby can eliminate the TFT-LCD module H-block phenomenon in when shutdown.
In addition, the H-block phenomenon during for the shutdown of more effective elimination TFT-LCD module of the present inventionly can also be improved the characteristic of panel, the velocity of discharge of electric charge on the panel when accelerating the shutdown of TFT-LCD module on the basis of the foregoing description; Perhaps in gate driver circuit, increase discharge circuit, thereby when the TFT-LCD module is shut down, export a low level Reset signal to gate driver circuit by Reset IC, after gate driver circuit detects low level Reset signal, all TFT grid lines are opened, the source drain passage of TFT like this, data line and public electrode and pixel capacitance promptly form a loop, the velocity of discharge when thereby the last residual electric charge of TFT just can discharge the quickening shutdown by the loop, the current drain when shutdown increases but this mode can make panel.
In sum, a kind of Method and circuits of optimizing display effect when shutting down provided by the present invention, by on the Reset of T/CON pin, loading the Reset signal, make the moment of TFT-LCD module in shutdown, the CPV signal of T/CON output is reduced by the time-delay that has change not have, thereby has eliminated the H-block phenomenon when the TFT-LCD module is shut down.
The above is preferred embodiment of the present invention only, is not to be used to limit protection scope of the present invention.

Claims (8)

1, a kind of method of optimizing display effect when shutting down is characterized in that, comprising:
Show at tft liquid crystal under the condition of TFT-LCD module shutdown, according to the threshold voltage generation high level or the low level reset signal of outside input power source voltage VDD and setting;
According to the level height of generation reset signal, adjust the duty of time schedule controller T/CON.
The method of display effect is characterized in that when 2, described optimization was shut down according to claim 1, and is described according to the VDD of outside input power supply and the threshold voltage generation high level or the low level reset signal of setting, specifically comprises:
The VDD of described outside input power supply and the threshold voltage of described setting are compared, obtain comparative result;
According to described comparative result, when the VDD of described outside input power supply is higher than described threshold voltage, generate the reset signal of high level; When the VDD of described outside input power supply is lower than described threshold voltage, generate low level reset signal.
The method of display effect when 3, described optimization is shut down according to claim 1, it is characterized in that, the duty that described level according to the generation reset signal is just adjusted T/CON specifically comprises: the level height of determining described reset signal, and when the level of described reset signal was high level, the duty of adjusting described T/CON was an operate as normal; When the level of described reset signal was low level, the duty of adjusting described T/CON was for quitting work.
The method of display effect is characterized in that when 4, each described optimization was shut down according to claim 1 to 3, and described threshold voltage is the 1.8-3.0 volt.
5, a kind of circuit of optimizing display effect when shutting down is characterized in that, comprising: reset signal generation unit and T/CON; Wherein,
Described reset signal generation unit, be used under the condition of TFT-LCD module shutdown, generate high level or low level reset signal according to the VDD of outside input power supply and the threshold voltage of setting, and the reset signal that the generated reseting pin by described T/CON is offered described T/CON;
Described T/CON is used for carrying out according to described reset signal the adjustment of duty, and described adjustment comprises: when the level of described reset signal was high level, it was operate as normal that described T/CON adjusts duty; When the level of described reset signal was low level, described T/CON adjusted duty for quitting work.
The circuit of display effect is characterized in that described reset signal generation unit is made up of reset circuit when 6, described optimization was shut down according to claim 5, and described reset circuit comprises VDD pin, ground connection GND pin and reset signal output pin;
Described VDD pin connects the described outside input end of importing power supply, is used to receive described outside input power supply;
Described GND pin connects earth terminal;
Described reset signal output pin connects the reseting pin of described T/CON, and described reset signal is offered the reseting pin of described T/CON by the described output pin that resets.
The circuit of display effect when 7, described optimization is shut down according to claim 5, it is characterized in that, described reset signal generation unit is made up of interconnective first field effect transistor and second field effect transistor, described first field effect transistor is a N type field effect transistor, and described second field effect transistor is a P type field effect transistor;
The grid of described first field effect transistor is connected with the grid of described second field effect transistor, and is connected to the input end of described outside input power supply, is used to receive described outside input power supply;
The source electrode of described first field effect transistor connects the input end of described outside input power supply, is used to receive described outside input power supply;
The drain electrode of described second field effect transistor connects earth terminal;
The drain electrode of described first field effect transistor is connected with the source electrode of described second field effect transistor, and is connected to the reseting pin of described T/CON, and being used for provides described reset signal to the reseting pin of described T/CON.
8, according to the circuit of display effect during each described optimization shutdown in the claim 5 to 7, it is characterized in that described threshold voltage is the 1.8-3.0 volt.
CNA2008101039022A 2008-04-11 2008-04-11 Method for optimizing display effect at power off and circuit thereof Pending CN101556778A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNA2008101039022A CN101556778A (en) 2008-04-11 2008-04-11 Method for optimizing display effect at power off and circuit thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNA2008101039022A CN101556778A (en) 2008-04-11 2008-04-11 Method for optimizing display effect at power off and circuit thereof

Publications (1)

Publication Number Publication Date
CN101556778A true CN101556778A (en) 2009-10-14

Family

ID=41174873

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA2008101039022A Pending CN101556778A (en) 2008-04-11 2008-04-11 Method for optimizing display effect at power off and circuit thereof

Country Status (1)

Country Link
CN (1) CN101556778A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103338029A (en) * 2013-06-20 2013-10-02 歌尔声学股份有限公司 Automatic reset device
CN105513526A (en) * 2015-12-02 2016-04-20 友达光电股份有限公司 Power supply circuit and driving method of display panel
CN106097973A (en) * 2016-08-25 2016-11-09 深圳市华星光电技术有限公司 A kind of for driving the circuit of AMOLED pixel
CN109884927A (en) * 2019-03-21 2019-06-14 高创(苏州)电子有限公司 A kind of control circuit and its control method, electronic equipment
CN111524486A (en) * 2020-06-04 2020-08-11 京东方科技集团股份有限公司 Reset control signal generation circuit, method, module and display device

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103338029A (en) * 2013-06-20 2013-10-02 歌尔声学股份有限公司 Automatic reset device
CN103338029B (en) * 2013-06-20 2016-12-28 歌尔股份有限公司 A kind of automatic reset device
CN105513526A (en) * 2015-12-02 2016-04-20 友达光电股份有限公司 Power supply circuit and driving method of display panel
CN105513526B (en) * 2015-12-02 2018-06-26 友达光电股份有限公司 Power supply circuit and driving method of display panel
CN106097973A (en) * 2016-08-25 2016-11-09 深圳市华星光电技术有限公司 A kind of for driving the circuit of AMOLED pixel
WO2018036089A1 (en) * 2016-08-25 2018-03-01 深圳市华星光电技术有限公司 Circuit for driving amoled pixels
CN106097973B (en) * 2016-08-25 2018-05-29 深圳市华星光电技术有限公司 A kind of circuit for being used to drive AMOLED pixels
US10262591B2 (en) 2016-08-25 2019-04-16 Shenzhen China Star Optoelectronics Technology Co., Ltd Circuit for driving amole pixel
CN109884927A (en) * 2019-03-21 2019-06-14 高创(苏州)电子有限公司 A kind of control circuit and its control method, electronic equipment
CN111524486A (en) * 2020-06-04 2020-08-11 京东方科技集团股份有限公司 Reset control signal generation circuit, method, module and display device

Similar Documents

Publication Publication Date Title
CN102867491B (en) LCD (Liquid Crystal Display) panel drive circuit and method as well as display unit
US8284184B2 (en) Method and device for avoiding image sticking
KR101617215B1 (en) Liquid crystal display and driving method thereof
KR101327491B1 (en) Power generation unit for liquid crystal display device
CN101727853B (en) Liquid crystal display and control method thereof
CN102792358B (en) Display device, method for driving same, and liquid crystal display device
TWI462082B (en) Controlling the stabilization period of an electrophoresis display device
CN101114432A (en) Liquid crystal display and driving method thereof
US20100079437A1 (en) Source driver circuit having bias circuit which produces bias current based on vertical synchronizing signal and method of controlling the same
KR20080056812A (en) Liquid crystal display
US20090174372A1 (en) Analog Output Circuit, Data Signal Line Driving Circuit, Display, and Potential Writing Method
CN101556778A (en) Method for optimizing display effect at power off and circuit thereof
CN110010091A (en) The driving method of liquid crystal display device, liquid crystal display panel
CN101556776B (en) Driving circuit for realizing rapid discharge of pixel thin film transistor
CN101615904B (en) Data buffer and method for driving liquid crystal display device using same
CN202332227U (en) Array substrate control circuit, array substrate and liquid crystal panel
US9423637B2 (en) Display device including data signal line drive circuit
CN101206844A (en) Dynamic switch drive mode lcd device and method for reducing power consumption
KR20110079038A (en) Liquid crystal display device and driving method the same
US9047837B2 (en) Liquid crystal display and method of driving the liquid crystal display
CN108154854B (en) Panel display device and data reverse compensation method thereof
KR101234389B1 (en) Apparatus and method for providing power of liquid crystal display
KR100472360B1 (en) Liquid crystal display device and driving method thereof
CN100409068C (en) LCD and its drive method
CN114648967B (en) Liquid crystal display panel and display device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C12 Rejection of a patent application after its publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20091014