CN101499243A - Method and apparatus for reducing data state conversion in data transmission interface - Google Patents
Method and apparatus for reducing data state conversion in data transmission interface Download PDFInfo
- Publication number
- CN101499243A CN101499243A CNA2008100032384A CN200810003238A CN101499243A CN 101499243 A CN101499243 A CN 101499243A CN A2008100032384 A CNA2008100032384 A CN A2008100032384A CN 200810003238 A CN200810003238 A CN 200810003238A CN 101499243 A CN101499243 A CN 101499243A
- Authority
- CN
- China
- Prior art keywords
- data
- bit
- data bit
- state switching
- transmission interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Liquid Crystal Display Device Control (AREA)
Abstract
The invention relates to a method used for reducing the rotational state of data in a data transmission interface, including the steps of receiving a first datum and a second datum; comparing the relative data bits of the first and the second datum in order to calculate the amount of the second datum generating rotational state relative to the first datum; judging whether the amount of the second datum generating rotational state relative to the first datum is more than half the number of data bits which can be simultaneously transmitted through the data transmission interface so as to decide the level of a control signal; when the level of the control signal conforms to a first level, starting a coding mode to code the second datum; and outputting a coding result corresponding to the second datum. In addition, the first datum is a datum that is already transmitted by the data transmission interface, and the second datum is the next datum of the first datum in time sequence.
Description
Technical field
The present invention relates to method and relevant apparatus that an a kind of transmission ends that is used for a data transmission interface reduces data state switching, be particularly related to and a kind ofly receive data by feedback one output data to one and compare, judge whether that must receive data to this encodes, to reduce the method and the relevant apparatus of data state switching.
Background technology
Because LCD (Liquid Crystal Display, LCD) have low radiation, volume is little and advantage such as low power consuming, replace traditional cathode-ray tube display gradually, and be widely used in notebook computer, personal digital assistant (Personal Digital Assistant, PDA), on the information products such as flat-surface television or mobile phone.The data-signal that LCD is generally used time schedule controller (TimingController) to produce to be relevant to display image and drive required control signal and the clock signal of display panels.The source electrode driver of LCD comes the actuating logic computing according to data-signal, control signal and clock signal again, to produce the drive signal of display panels.In order to suppress noise and to reduce power consumption, time schedule controller passes through the bus Data transmission to source electrode driver with differential wave (Differential Signal) form usually, common between the two connecting interface comprises Low Voltage Differential Signal (Low Voltage Differential Signal, LVDS) interface, low-swing differential signal (Reduced Swing Differential Signal, RSDS) and little Low Voltage Differential Signal (MiniLow Voltage Differential Signal, mini-LVDS) interface etc.
When the transmission interface transmitter transmits data with the differential wave form, because numerical data that it transmitted alternate constantly between 0 and 1, therefore the online also change back and forth fast constantly thereupon of current signal of signal transmission, make the harmonic components (Harmonics) that adheres to different frequency range separately radiate with form of electromagnetic wave easily, (Electromagnetic Interference, problem EMI) produces to cause electromagnetic interference (EMI).Simultaneously, along with the demand of large scale, high resolving power and high-speed transfer constantly increases, in bus signal wire quantity more and more, the data transmission frequency of data transmission interface also significantly improves, so the problem of electromagnetic interference (EMI) is also more and more serious.
For instance, please refer to Fig. 1, Fig. 1 is the synoptic diagram of time schedule controller 10 in the prior art.Time schedule controller 10 is used for according to data such as the picture signal that is received, synchronizing signal and data enable signals, produce to drive a display panels 12 required control signal and clock signal and is relevant to the data-signal that liquid crystal panel 12 is desired display images.Wherein, time schedule controller 10 is as the Data Receiving interface by two groups of LVDS bus receivers 110 and 120, to receive above-mentioned data by the outside, and by a mini-LVDS bus transmitter 130 as data transmission interface, with control signal, clock signal and the image data transmission that will the be produced source electrode driver to the display panels 12.In this case, the data transmission frequency of mini-LVDS bus transmitter 130 will be 3.6 times of data transmission frequency of LVDS bus receiver 110 and 120, especially when high-resolution application (for example 1680 X 1050), the data transmission frequency of mini-LVDS bus transmitter 130 will be up to 270 MHz.At this moment, still constantly alternately change if data transmits in institute, or be referred to as data state switching (Data Transition), will the serious electromagnetic interference (EMI) of generation, and influence the image quality of display panels 12.Therefore, transmit the quantity that data state switching takes place between data in the bus if can manage to reduce, the problem of above-mentioned electromagnetic interference (EMI) can be enhanced effectively.
Summary of the invention
Therefore, the invention provides a kind of method and relevant apparatus thereof that is used for reducing data state switching, to reduce electromagnetic interference (EMI).
The present invention discloses the method that an a kind of transmission ends that is used for a data transmission interface reduces data state switching, this data transmission interface is in order to transmit a plurality of data bit simultaneously, this method includes reception one first data and one second data, these first data are data that this data transmission interface has transmitted, next data that these second data are these first data on sequential, these first data and this second data include a plurality of data bit respectively; The corresponding data bit of these first data and these second data relatively is with these a plurality of data bit of calculating these second data quantity with respect to these a plurality of data bit generation data state switching of these first data; These a plurality of data bit of judging these second data with respect to the quantity of these a plurality of data bit generation data state switching of these first data whether greater than half of the quantity of these a plurality of data bit, to determine the level of a control signal; When the level of this control signal meets one first level, start a coding mode, these a plurality of data bit of these second data are encoded; And output is corresponding to a coding result of these second data.
The present invention discloses the electronic installation that an a kind of transmission ends that is used for a data transmission interface reduces data state switching in addition, this data transmission interface is in order to transmit a plurality of data bit simultaneously, this electronic installation includes a data output end, be used for exporting one first data, these first data are the defeated data of this data transmission interface tendency to develop, include a plurality of data bit; One data input pin is used for receiving one second data, and next data that these second data are these first data on sequential include a plurality of data bit; One comparing unit, be coupled to this data input pin and this data output end, be used for these first data that this data output end relatively exports and the corresponding data bit of these second data that this data input pin received, with these a plurality of data bit of calculating these second data quantity with respect to these a plurality of data bit generation data state switching of these first data; One judging unit, be coupled to this comparing unit, these a plurality of data bit that are used for judging these second data with respect to the quantity of these a plurality of data bit generation data state switching of these first data whether greater than half of the quantity of these a plurality of data bit, to determine the level of a control signal; An and coding unit, be coupled to this data input pin, this judging unit and this data input pin, be used for when the level of this control signal meets one first level, starting a coding mode, a plurality of data bit to these second data are encoded, to export a coding result to this data output end.
Description of drawings
Fig. 1 is the synoptic diagram of time schedule controller in the prior art.
The transmission ends that Fig. 2 is used for a data transmission interface for the present invention reduces the functional block diagram of an electronic installation of data state switching.
The transmission ends that Fig. 3 is used for a data transmission interface for the embodiment of the invention reduces the synoptic diagram of a flow process of data state switching.
Fig. 4 is the synoptic diagram by electronic installation transmission data of the present invention.
Fig. 5 and Fig. 6 are for transmitting the synoptic diagram of other data by electronic installation of the present invention.
The reference numeral explanation
10 time schedule controllers
12 display panels
110,120 LVDS bus receivers
130 mini-LVDS bus transmitters
20 electronic installations
21 data input pins
22 data output ends
23 comparing units
24 judging units
25 coding units
The DTR control signal
30 flow processs
300,310,320,330,340,350,360,370 steps
MLV_0～MLV_4 data bit
DATA_1～DATA_n, DATA " _ 1～DATA " _ the n data.
Embodiment
Please refer to Fig. 2, the transmission ends that Fig. 2 is used for a data transmission interface for the present invention reduces the functional block diagram of an electronic installation 20 of data state switching (Data Transition).This data transmission interface is used for transmitting simultaneously a plurality of data bit, it can be a Low Voltage Differential Signal (Low VoltageDifferential Signal, LVDS) interface, a low-swing differential signal (Reduced SwingDifferential Signal, RSDS) or a little Low Voltage Differential Signal (Mini Low VoltageDifferential Signal, mini-LVDS) data transmission interface such as interface.Electronic installation 20 includes a data input pin 21, a data output end 22, a comparing unit 23, a judging unit 24 and a coding unit 25.For convenience of description, the following data that will be exported with one first data represented data output end 22, and the data that received with one second data represented data input pin 21, first data and second data are defeated adjacent two data of this data transmission interface institute tendency to develop on sequential, include the data bit of equal number respectively.Comparing unit 23 is coupled to data input pin 21 and data output end 22, be used for the corresponding data bit of second data that first data that comparing data output terminal 22 exported and data input pin 21 received, with the data bit of calculating second data quantity with respect to the data bit generation data state switching of first data.Judging unit 24 is coupled to comparing unit 23, the data bit that is used for judging second data with respect to the quantity of the data bit generation data state switching of first data whether greater than half of data bits, to determine the level of a control signal DTR.Coding unit 25 is coupled to data input pin 21, judging unit 24 and data output end 22, be used for when the level of control signal DTR meets one first level, start (Activate) coding mode, data bit to second data is encoded, and exports a corresponding coding result to data output end 22.
Therefore, electronic installation 20 of the present invention is by feedback second data first data to be compared, judge between second data and first data data state switching takes place quantity whether greater than data transmission interface half of the data bit number that can transmit simultaneously, to start corresponding coding mode second data are encoded.Thus, data transmission interface data state switching takes place between two data of transmission in regular turn quantity must be less than half of position number that data transmission interface can transmit, so can significantly improve the problem of electromagnetic interference (EMI).
Preferably, judging unit 24 of the present invention can be in the data bit of second data with respect to the quantity of the data bit generation data state switching of first data half greater than data bits, is a high logic level with the level conversion of control signal DTR; On the contrary, when the data bit of second data with respect to the quantity of the data bit generation data state switching of first data a half less than data bits, then the level conversion with control signal DTR is a low logic level.In this case, when control signal DTR was high logic level, coding unit 25 can start coding mode, carried out anti-phase computing with the data bit to second data respectively, and by data output end 22 output corresponding codes results.About the detail operations of electronic installation 20, please continue with reference to following explanation.
Please refer to Fig. 3, the transmission ends that Fig. 3 is used for a data transmission interface for the embodiment of the invention reduces the synoptic diagram of a flow process 30 of data state switching.Flow process 30 is the runnings that are used for realizing electronic installation 20, and it includes the following step:
Step 300: beginning.
Step 310: first data of comparing data output terminal 22 and second data of data input pin 21, to calculate the quantity that data state switching takes place between second data and first data.
Step 320: judge between second data and first data data state switching takes place quantity whether greater than data transmission interface institute can while transmitted data bits number half.If, execution in step 330; If not, execution in step 350 then.
Step 330: level to a high logic level of changeover control signal DTR.
Step 340: start coding mode, carry out anti-phase computing, and output corresponding codes result is to data output end 22 with data bit to second data.
Step 350: level to a low logic level of changeover control signal DTR.
Step 360: do not start coding mode, and directly export second data to data output end 22.
Step 370: finish.
According to flow process 30, electronic installation 20 of the present invention is first data of comparing data output terminal 22 and second data of data input pin 21 at first, with the data bit of calculating second data quantity with respect to the data bit generation data state switching of first data.Then, half of the data bit number that whether can transmit greater than data transmission interface with respect to the quantity of the data bit generation data state switching of first data of the electronic installation 20 of the present invention data bit of judging second data.If, electronic installation 20 then of the present invention by judging unit 24 with the level conversion of control signal DTR to high logic level, so that coding unit 25 starts the specific coding pattern, the data bit of second data is carried out anti-phase computing, and export corresponding coding result to data output end 22.On the contrary, the control signal DTR of 24 output of judging unit low logic level, coding unit 25 will can not start coding mode this moment, and directly export these second data to data output end 22.
That is to say, when receive data with between output data the quantity of data state switching greater than data transmission interface a half of energy transmitted data bits number, the present invention will start a coding mode and carry out anti-phase computing to receiving data, to reduce the quantity that data state switching takes place when data transmission interface transmits two data continuously; On the contrary, when receive data with between output data the quantity of data state switching less than data transmission interface institute can the transmitted data bits number a half, the present invention will not start coding mode and directly export the reception data.Thus, when data transmission interface data state switching takes place between two data of transmission in regular turn quantity must be less than half that data transmission interface can transmit a number, so can significantly improve the problem of electromagnetic interference (EMI).Preferably, electronic installation 20 of the present invention can be arranged in the time schedule controller of a LCD, to reduce the quantity that data state switching takes place between the data that time schedule controller was transmitted, avoids influencing because of electromagnetic interference (EMI) the image quality of LCD.
For instance, please refer to Fig. 4, Fig. 4 is the synoptic diagram by electronic installation 20 transmission data.In Fig. 4, MLV_0～MLV_4 represent data transmission interface 5 data bit can transmitting simultaneously, DATA_1～DATA_n represents the data that data input pin 21 is received, DATA " _ 1～DATA " _ n then represents the data that data output end 22 is exported, DTR then represents the logic level of control signal DTR.When receiving the first stroke data DATA_1, because this fashion does not have any data output to supply feedback ratio, so the first stroke data DATA_1 will directly be output to data output end 22.Next, the present invention can begin the data exported by feedback data output terminal 22, and the data that data input end 21 is received compare, judging whether enabling coding unit 25, and then the data bit that received of anti-phase output data input end 21.With second data DATA_2 is example, because the first stroke data DATA that it is exported with data output end 22 " _ 1 quantity that data state switching takes place is 2; be data bit MLV_0 and MLV_3; it can transmit half of a number less than data transmission interface, so judging unit 20 will be exported the control signal DTR of a low logic level.In this case, coding unit 25 can not enable by controlled signal DTR, and the data bit of directly exporting second data DATA_2 is to data output end 22.
For the 3rd data DATA_3, because second data DATA that it is exported with data output end 22 " _ quantity of 2 data state switching is 3; so judging unit 24 is oppositely exported the data bit of the 3rd data DATA_3 to data output end 22 with level to a high logic level of changeover control signal DTR to enable coding unit 25.Similarly, because the 3rd the data DATA that the 4th data DATA_4 that is received and data output end are exported " _ quantity of 3 data state switching is 3; so the level of control signal DTR still is maintained a high logic level state, with the 4th data DATA_4 of anti-phase output to data output end 22.Also handle in an identical manner for other data, do not repeat them here.
As shown in Figure 4, after handling via the present invention, data DATA " _ 1～DATA " _ quantity that data state switching takes place between continuous two data among the n must be less than half that data transmission interface can transmit a number.Thus, compared to data DATA_1～DATA_n, when data transmission interface transmits data DATA in regular turn " _ 1～DATA " _ during n, transmitting the situation that data state switching takes place between data in the bus can improve effectively, and then reduces the problem of electromagnetic interference (EMI) significantly.Please continue 5 Fig. 6 with reference to figure, Fig. 5 and Fig. 6 are the synoptic diagram by electronic installation 20 other data of transmission.Fig. 5 and Fig. 6 have shown that respectively data transmission interface transmits two kinds of worst cases that data state switching takes place between data.Clearly, after the present invention's processing, will take place without any the situation of data state switching between the data that data transmission interface transmitted.
Certainly, but the data behind the level of the present invention's synchronous transmission control signal DTR and the coding to a receiving end of data transmission interface.Thus, receiving end can be according to the level of control signal DTR, and decoding restores raw data, and correlation technique knows usually that to this area tool the knowledgeable institute is known, does not repeat them here.In addition, it should be noted that above-mentioned electronic installation 20 only is used as the usefulness of the present invention's explanation, this area tool knows that usually the knowledgeable is when realizing by any hardware or firmware.For instance, comparing unit 23 can utilize a comparer and a totalizer to realize, and coding unit can utilize a phase inverter to realize or the like, and it all belongs to scope of the present invention.
In sum, the present invention receives data by feedback one output data to one to compare, judge to receive half of data bit number that whether quantity that data state switching takes place between data and output data can transmit simultaneously greater than data transmission interface institute, the reception data are encoded to start a coding mode.Thus, when data transmission interface transmitted two data in regular turn, the quantity that data state switching takes place between these two data must be less than half of position number that data transmission interface can transmit, thereby can significantly improve the problem of electromagnetic interference (EMI).Preferably, the present invention can be implemented in the time schedule controller of a LCD, to reduce the quantity that data state switching takes place between the data that time schedule controller was transmitted, avoids influencing because of electromagnetic interference (EMI) the image quality of LCD.
The above only is preferred embodiment of the present invention, and all equalizations of being done according to the present patent application claim change and modify, and all should belong to covering scope of the present invention.
Claims (14)
1. a transmission ends that is used for a data transmission interface reduces the method for data state switching, and this data transmission interface is in order to transmit a plurality of data bit simultaneously, and this method includes:
Receive one first data and one second data, these first data are data that this data transmission interface has transmitted, next data that these second data are these first data on sequential, and these first data and this second data include a plurality of data bit respectively;
The corresponding data bit of these first data and these second data relatively is with these a plurality of data bit of calculating these second data quantity with respect to these a plurality of data bit generation data state switching of these first data;
These a plurality of data bit of judging these second data with respect to the quantity of these a plurality of data bit generation data state switching of these first data whether greater than half of the quantity of these a plurality of data bit, to determine the level of a control signal;
When the level of this control signal meets one first level, start a coding mode, these a plurality of data bit of these second data are encoded; And
Output is corresponding to a coding result of these second data.
2. the method for claim 1, wherein, whether these a plurality of data bit of judging these second data,, comprise to determine the level of a control signal greater than the quantity of these a plurality of data bit half with respect to the quantity of these a plurality of data bit generation data state switching of these first data:
When these a plurality of data bit of this second data with respect to the quantity of these a plurality of data bit generation data state switching of these first data a half greater than the quantity of these a plurality of data bit, this control signal is converted to a high logic level.
3. the method for claim 1, wherein, whether these a plurality of data bit of judging these second data,, comprise to determine the level of a control signal greater than the quantity of these a plurality of data bit half with respect to the quantity of these a plurality of data bit generation data state switching of these first data:
When these a plurality of data bit of this second data with respect to the quantity of these a plurality of data bit generation data state switching of these first data a half less than the quantity of these a plurality of data bit, this control signal is converted to a low logic level.
4. the method for claim 1, wherein this first level is a high logic level.
5. the method for claim 1, wherein start this coding mode, it is respectively these a plurality of data bit of these second data to be carried out anti-phase computing that these a plurality of data bit of these second data are encoded, to export a coding result.
6. the method for claim 1, wherein this data transmission interface is a little Low Voltage Differential Signal interface.
7. the method for claim 1, wherein this data transmission interface is a low-swing differential signaling interface.
8. a transmission ends that is used for a data transmission interface reduces the electronic installation of data state switching, and this data transmission interface is in order to transmit a plurality of data bit simultaneously, and this electronic installation includes:
One data output end is used for exporting one first data, and these first data are the defeated data of this data transmission interface tendency to develop, include a plurality of data bit;
One data input pin is used for receiving one second data, and next data that these second data are these first data on sequential include a plurality of data bit;
One comparing unit, be coupled to this data input pin and this data output end, be used for these first data that this data output end relatively exports and the corresponding data bit of these second data that this data input pin received, with these a plurality of data bit of calculating these second data quantity with respect to these a plurality of data bit generation data state switching of these first data;
One judging unit, be coupled to this comparing unit, these a plurality of data bit that are used for judging these second data with respect to the quantity of these a plurality of data bit generation data state switching of these first data whether greater than half of the quantity of these a plurality of data bit, to determine the level of a control signal; And
One coding unit, be coupled to this data input pin, this judging unit and this data output end, be used for when the level of this control signal meets one first level, starting a coding mode, these a plurality of data bit to these second data are encoded, to export a coding result to this data output end.
9. electronic installation as claimed in claim 8, wherein, this judging unit when these a plurality of data bit of this second data with respect to the quantity of these a plurality of data bit generation data state switching of these first data a half greater than the quantity of these a plurality of data bit, this control signal is converted to a high logic level.
10. electronic installation as claimed in claim 8, wherein, this judging unit when these a plurality of data bit of this second data with respect to the quantity of these a plurality of data bit generation data state switching of these first data a half less than the quantity of these a plurality of data bit, this control signal is converted to a low logic level.
11. electronic installation as claimed in claim 8, wherein, this first level is a high logic level.
12. electronic installation as claimed in claim 8, wherein, this coding unit carries out anti-phase computing to these a plurality of data bit of these second data respectively, to export this coding result when starting this coding mode.
13. electronic installation as claimed in claim 8, wherein, this data transmission interface is a little Low Voltage Differential Signal interface.
14. electronic installation as claimed in claim 8, wherein, this data transmission interface is a low-swing differential signaling interface.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNA2008100032384A CN101499243A (en) | 2008-01-28 | 2008-01-28 | Method and apparatus for reducing data state conversion in data transmission interface |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNA2008100032384A CN101499243A (en) | 2008-01-28 | 2008-01-28 | Method and apparatus for reducing data state conversion in data transmission interface |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101499243A true CN101499243A (en) | 2009-08-05 |
Family
ID=40946296
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNA2008100032384A Pending CN101499243A (en) | 2008-01-28 | 2008-01-28 | Method and apparatus for reducing data state conversion in data transmission interface |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101499243A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101996544A (en) * | 2010-09-28 | 2011-03-30 | 天津三星电子显示器有限公司 | Method for realizing integration of display image processing and timing control chip |
| WO2018036097A1 (en) * | 2016-08-25 | 2018-03-01 | 深圳市华星光电技术有限公司 | Driving method and device for reducing electromagnetic interference |
| CN109558354A (en) * | 2017-09-12 | 2019-04-02 | 爱思开海力士有限公司 | Data transmission circuit and semiconductor equipment and semiconductor system including it |
| US11151923B2 (en) | 2018-10-29 | 2021-10-19 | HKC Corporation Limited | Driving method for display panel, driving device thereof and display device |
| WO2022198864A1 (en) * | 2021-03-26 | 2022-09-29 | 长鑫存储技术有限公司 | Transmission circuit and method, storage apparatus, and storage medium |
-
2008
- 2008-01-28 CN CNA2008100032384A patent/CN101499243A/en active Pending
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101996544A (en) * | 2010-09-28 | 2011-03-30 | 天津三星电子显示器有限公司 | Method for realizing integration of display image processing and timing control chip |
| WO2018036097A1 (en) * | 2016-08-25 | 2018-03-01 | 深圳市华星光电技术有限公司 | Driving method and device for reducing electromagnetic interference |
| US10347202B2 (en) | 2016-08-25 | 2019-07-09 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Driving method and driving device for reducing electromagnetic interference |
| CN109558354A (en) * | 2017-09-12 | 2019-04-02 | 爱思开海力士有限公司 | Data transmission circuit and semiconductor equipment and semiconductor system including it |
| CN109558354B (en) * | 2017-09-12 | 2022-05-31 | 爱思开海力士有限公司 | Data transmission circuit, and semiconductor device and semiconductor system including the same |
| US11151923B2 (en) | 2018-10-29 | 2021-10-19 | HKC Corporation Limited | Driving method for display panel, driving device thereof and display device |
| WO2022198864A1 (en) * | 2021-03-26 | 2022-09-29 | 长鑫存储技术有限公司 | Transmission circuit and method, storage apparatus, and storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6433973B2 (en) | Multi-wire single-ended push-pull link with data symbol transition-based clocking | |
| KR100313243B1 (en) | Device for transmitting Data and Method thereof | |
| CN100454385C (en) | Display system and method for embeddedly transmitting data signals, control signals, clock signals and setting signals | |
| CN101499243A (en) | Method and apparatus for reducing data state conversion in data transmission interface | |
| US10089173B2 (en) | Error detection constants of symbol transition clocking transcoding | |
| US8139016B2 (en) | Method for improving the EMI performance of an LCD device | |
| KR20090006411A (en) | Display device transferring data signal embedding clock | |
| CN101833924A (en) | Liquid crystal display (LCD) with clock signal embedded transmission function | |
| CN107769906A (en) | The method of work of semiconductor device, data transmission system and semiconductor device | |
| US20180062887A1 (en) | Using full ternary transcoding in i3c high data rate mode | |
| US9319178B2 (en) | Method for using error correction codes with N factorial or CCI extension | |
| US20060098731A1 (en) | Digital video data transmission system and method | |
| CN101178620B (en) | Communicating system, transponder, and communicating method | |
| TWI385632B (en) | Method and related device for reducing data transition in data transmission interface | |
| US20080284703A1 (en) | Method and apparatus to generate control signals for display-panel driver | |
| US9215170B2 (en) | Method of transporting data with embedded clock | |
| TW201642232A (en) | Panel and method for signal encoding | |
| CN101561998A (en) | Method and device for processing data of liquid crystal display | |
| CN101615383A (en) | Be used for driving method and relevant apparatus that LCD reduces consumed power | |
| KR102520096B1 (en) | Encoded multi-lane N-factorial and other multi-wire communication systems | |
| CN103051327B (en) | Sampling clock selecting method for serial data stream | |
| CN101572047A (en) | Data synchronization method for display and correlative device | |
| CN101208863B (en) | Method and apparatus for transferring signals between devices | |
| TWI789826B (en) | Data interface device and method of display apparatus | |
| CN101499242A (en) | Horizontal drive device, driving device and correlated sequence type transmission circuit apparatus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Open date: 20090805 |