CN101370208B - Method for implementing ubiquitous intelligent human-machine interaction chip based on personal identification - Google Patents
Method for implementing ubiquitous intelligent human-machine interaction chip based on personal identification Download PDFInfo
- Publication number
- CN101370208B CN101370208B CN2008101561760A CN200810156176A CN101370208B CN 101370208 B CN101370208 B CN 101370208B CN 2008101561760 A CN2008101561760 A CN 2008101561760A CN 200810156176 A CN200810156176 A CN 200810156176A CN 101370208 B CN101370208 B CN 101370208B
- Authority
- CN
- China
- Prior art keywords
- chip
- design
- module
- frequency
- mode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Power Sources (AREA)
Abstract
A method for realization of intelligent human-machine interactive chips based on identity identification is disclosed, which integrates information space composed of computation and communication chips and systems with physical space in which human being live to a harmony human-machine interactive information environment, self-organized human-machine interactive infrastructures and human-machine intelligent interaction methods established on this basis are realized using wireless sensor networks and distributive computing techniques, in order to improve performance and quality of the human-machine interaction. The invention provides a method for realizing transparent and intelligent interaction process between human-machine exchanges, which offers interactive service that can be communicated at any moment and can be interacted in time, and flexible information sharing methods.
Description
Technical field
The present invention relates to a kind of design and implementation method of wireless communication chips of short distance low-power consumption, belong to general fit calculation, the crossing domain of embedded system and radio communication.
Background technology
The developing history of man-machine interaction is to adapt to computer constantly adapts to the people to computer development history from the people; It has experienced several stages: handwork stage, graphic user interface (Graphical User Interface, the GUI) appearance at stage, network user interface, multichannel and multimedia intelligent human-machine interaction stage.
In the handwork stage in early days, mutual characteristics are to be used a computer by designer (or the colleague of this department), and they adopt manual operations and the method that relies on machine (binary system machine code) to deacclimatize and it seems it is very clumsy computer now.
In job control language and interactive command language stage; The main user (programmer) of computer can adopt the mode of batch processing job language or interactive command language and computer to come into contacts with; Though remember many orders and kbhit expertly; But available more convenient means are come debugging routine, understand the computer implementation status.
Graphic user interface (Graphical User Interface; GUI) the stage main feature be desktop metaphor (Window/Icon/Menu/Pointing Device, WIMP), direct manipulation and What You See Is What You Get (What You See Is WhatYou Get, WYSIWYG); Because GUI concisely is prone to learn; Reduced kbhit, realized actual standardization, thereby the domestic consumer that is ignorant of computer also can expertly be used; Opened up user crowd, its appearance makes information industry obtain unprecedented development.
When the appearance at network user interface; With HTML (Hypertext Markup Language; HTML) and HTTP (Hypertext Transfer Protocol; HTTP) characteristics that the WWW net that the representative that is network user interface for main basic web browser is formed by it has become this type of pillar human-computer interaction technology of current Internet are that development is fast, and the constantly appearance of new technology is like search engine, network acceleration, multimedia animation, chat tool etc.
In multichannel and multimedia intelligent human-machine interaction stage; Being the personalizing and be microminiaturization, carry-onization, the embeddingization of the computer of representative with HPC, smart mobile phone of computer system of representative with the virtual reality, is two important development trends of current computer.And be that the GUI technology of representative is the bottleneck that influences their development with mouse and keyboard.Utilize people's polyesthesia passage and action channel (like inputs such as voice, hand-written, posture, sight line, expressions); Carry out to improve the naturality and the high efficiency of man-machine interaction alternately with (visible or sightless) computer environment with parallel, non-accurate way.Multichannel and multimedia intelligent human-machine interaction are a challenge to us, also are fabulous opportunities, and the research in field of human-computer interaction has at present obtained a lot of progress.
Be in the intelligent human-machine interaction epoch, the present invention has aimed at sight general fit calculation and the wireless sensor network that is rising.The present invention is based on the thought of general fit calculation, made full use of the advantage of wireless sensor network, realized ubiquitous, do not rely on certain computer or particular system, have more the interactive mode of hommization.
Along with fast development of information technology, wireless sensor network is just becoming emerging research direction in the sensor field, and it is that a kind of brand-new information is obtained and treatment technology.Simultaneously, along with the maturation of wireless sensor network technology, general fit calculation also becomes a reality gradually. and through general fit calculation, people can obtain needed various information whenever and wherever possible.These The Application of Technology will be brought unprecedented facility to people's life.The present invention is as the research background.
As the hardware carrier of wireless sensor network platform, the design demand of wireless sensor chip is followed microminiaturization, low-power consumption, numerous factors such as autgmentability is strong, and stability is high, and fail safe is good, and cost is low.Yet, as a kind of technology of emerging appearance, set up one run well, wireless sensor network that robustness is good still is faced with many challenges.And because its some unique properties, the method for designing of wireless sensor network and the method for designing of prior wireless network have a great difference.For example, because the sensor chip in the sensor network is densely distributed, so need large-scale data management and treatment technology.In addition, electrical source consumption also is a very important problem, and wireless sensor chip can only be equipped with limited power supply as micro devices, and under some application scenario, it is almost impossible changing power supply.This makes the life-span of sensor chip depend on the life-span of battery to a great extent, is the problem of wireless sensor network design demand overriding concern so reduce power consumption with the life-span that prolongs system.
Summary of the invention
Technical problem: the objective of the invention is to propose under a kind of network environment implementation method based on the ubiquitous intelligent human-machine interaction chip of identification.This chip called after IDEA chip (IDEA refers to the connotation of " intelligence, innovative point ", therefore name).Final purpose is to develop high-performance, than the strongly-adaptive ability, under the network environment of high integrated level based on the ubiquitous intelligent human-machine interaction chip of identification.
Technical scheme: the invention provides under a kind of network environment implementation method based on the ubiquitous intelligent human-machine interaction chip of identification.This method makes up a kind of wireless sensor network hardware carrier of high-performance low-power-consumption, and the general transfer of data of sensor network, State Control have not only been satisfied in the design of chip and realization on function; Monitoring in real time; A series of functions such as autonomous positioning simultaneously, have had large increase aspect chip integration; Further reduced the energy consumption of chip; Strengthened the autonomous positioning ability of chip, improved the mode and the method for the self-performance monitoring and the self of chip, and can identify constant mark that each chip self had number through the information interaction of chip chamber.
Based on the implementation method of the ubiquitous intelligent human-machine interaction chip of identification, chip is made up of the real-time perception external sense information and the device that can carry out sensing data transmission and control under a kind of network environment proposed by the invention.
Based on the ubiquitous intelligent human-machine interaction chip of identification, claim the IDEA chip again under the network environment.
The IDEA chip is divided into IDEA-Send chip (receiving chip) and two kinds of chips of IDEA-Receive chip (transmission chip).IDEA-Send chip apparatus has comprised the central primary control processing module, short distance high-frequency wireless communication module, bottom energy supply module; IDEA-Receive chip apparatus has comprised the central primary control processing module, short distance high-frequency wireless communication module, bottom energy supply module and external interface modular converter.Above-mentioned several module is called through SOC(system on a chip) software is organic, carries out the sensing data transmission, information processing, condition monitoring, a series of activities such as control in real time.The module composition diagram of IDEA-Receive chip is shown in Fig. 1-1, and the module composition diagram of IDEA-Send chip is shown in Fig. 1-2.
Provide the explanation of several concrete parts below for the present invention:
The central primary control processing module: the central primary control processing module is the core of entire I DEA chip; Be responsible for the Equipment Control of entire I DEA chip; Task Distribution and scheduling, a plurality of mission criticals such as the integration of data and dump comprise the transmitting-receiving operation of control chip data and information and to transmitting-receiving speed; Coded format, transmitting-receiving frequencies etc. control effectively; Data encryption and safety guarantee; The management of power consumption and control and mode switch etc.Among the present invention, adopted high integrated, low-power consumption, the 8-bit microprocessor of reduced instruction set computer has adopted advanced Harvard bussing technique, makes the processing speed of entire I DEA and accuracy greatly improve.Simultaneously, entire chip also has very strong extensibility, and a plurality of I/O interfaces are provided, and promptly helps the function expansion of chip, also lays the first stone for the exploitation of subsequent product.
Wireless communication module: short distance high-frequency wireless communication module mainly is responsible for the transmitting-receiving of wireless signal, promptly carries out radio communication with other IDEA chips, with this chip with information exchange with other chips.The present invention has used advanced event driven embedded OS, dispatches through message circulation and message between the chip and realizes accurately locating and establishing a communications link.In order to realize the high reliability of high-frequency transmission, low error rate, the radio frequency chip that meets the IEEE802.15.4 standard major part as communication module has been adopted in the requirement of high real-time and transmission range, the present invention.Between the working frequency range 300MHZ-1GHZ, and can pass through its inner register setting, adjust working frequency range flexibly, adaptability is strong.The working frequency range of IDEA chip design is 900MHZ, and can adjust accordingly according to actual conditions.Adopt the FSK modulation system, NRZ, Manchester, the optional coded system of UART is with the optional data transfer rate of 0.6Kbaud/s-76.8Kbaud/s.Module-external uses the SPI interface to link to each other with the central primary control processing module.
Serial ports on external interface modular converter: IDEA-Receive chip changes the mainly responsible information that chip is had of USB module and passes to computer through USB interface, and gives IDEA-Receive chip supply energy simultaneously.The present invention consider traditional chip through serial ports link to each other with computer the realization transfer of data; Because many-sided restrictions such as equipment; Caused a lot of unnecessary troubles to the user,, realized that chip is connected through USB interface with computer so utilize serial ports to change the USB chip.
Bottom energy supply module: bottom energy supply module provides operation needed whole energy for the IDEA chip.In the present invention, promptly can use outside JTAG (Joint Test Action Group) or USB (Universal Serial Bus) to supply power, also can use chip self power supply to carry out power supply and supply with.In the selection of self power supply, the present invention has adopted the lithium battery of small volume and less weight.
The step that implementation method comprised of IDEA chip is:
The general function and the key property index of the required completion of step 1) planning IDEA chip: chip need be accomplished real-time data acquisition, monitoring in real time, signal processing, transfer of data, the multiple function of autonomous positioning; Requirement has high system reliability and high integration; Real-time analysis preferably and disposal ability; The transfer of data accuracy, and possess the condition of work of long-time low energy consumption;
Step 2) confirm the input and output of IDEA chip: the data that chip will send from other chip in the network are as input, will be by the determined unique chip identification of these data in user terminal displays as output;
The clear and definite chip data characteristic of step 3): chip signal is transmitted in the general high band of variable-frequency 300MHZ-1000MHZ, has a plurality of fixing frequencies.Frequency modulation(FM) can realize that adopt the adjustable data transmission rate of 0.6KBaud/s-76.8KBaud/s, internal data adopts parallel transmission pattern, Manchester's code through the value of programming change frequency word register;
The executive mode of step 4) chip and function realize: adopt the JTAG programmable device to carry out the in-circuit emulation and the debugging of chip program, serial ports is provided, the parallel port downloading mode; Chip has been downloaded after the application program; Get final product executable operations, and under the control and supervision of terminal controlling platform, accomplish application task;
Step 5) is carried out the basic boom design of chip: the chip basic boom is made up of four levels, is respectively from bottom to top: functional part layer, device drive layer, embedded system kernel, application system level;
The description of step 6) chip design scheme: system adopts top-down method that the functional part of this chip is carried out Module Division, mainly comprises: central primary control processing module, user interface, high-frequency wireless communication module and energy supply module;
Step 7) design central primary control processing module: the central primary control processing module is carried out data communication and signal transmission through SPI communicator module with the high-frequency wireless communication module;
Step 8) design high-frequency wireless communication module: the high-frequency wireless communication module of chip has comprised low noise amplifier, frequency mixer, filter circuit, frequency divider, modulator-demodulator, phase discriminator, low pass filter; Module is with heat transfer agent; With the mode of wireless frequency spectrum, on the frequency range of 300MHZ-1000MHZ, transmit, simultaneously; Reception is from the heat transfer agent transmission of other chip in the self-organizing network, and in real time and base station ic link up;
Step 9) design energy supply module: the energy supply module is that above-mentioned each module provides energy resource supply, and the four kinds of different working modes of transmission, reception, dormancy, standby to system provide corresponding energy resource supply mode;
Choosing of step 10) chip periphery device: according to the oneself requirement of chip own characteristic and wireless sensor network; The peripheral components of chip; Realized as the function of organizing the chip in the wireless network certainly, but these devices comprise digitlization I/O device, external memory device, external crystal-controlled oscillation system, active antenna;
The circuit design of step 11) chip and realization: chip circuit adopts the digitlization standard design, and element all adopts the SMD encapsulation of 0603 type, has realized the conversion between TTL signal and the RS-232 signal between being connected of chip and PC serial ports; Main control chip has been set up the buffering between high speed signal and the low speed signal, and chip adopts the strategy of four laminates wiring, carries out through the mode that hand wired and self routing combine;
Interface design between the step 12) chip module: chip interface mainly is made up of three parts, is respectively series arrangement bus coupling part, bi-directional synchronization data-signal coupling part, and optional part of detecting;
The power supply design of step 13) chip: chip provides 4 kinds of variable mode of operations, is respectively sleep pattern, sending mode; Receiving mode, battery saving mode, simultaneously; Designed a kind of comparatively accurate power supply early warning mechanism, can accomplish real-time monitoring for self supply power voltage;
The power managed design of step 14) chip: the power managed of chip has mainly comprised the system level power consumption management, and the software code level is optimized, and register transfer optimization and rear end comprehensive wiring are optimized;
The design of the extensibility of step 15) chip: chip has been reserved sufficient interface in design process, comprises surpassing 30 main control module input/output interfaces, so that calling and expand from now on;
Step 16) chip reliability and anti-interference design: chip loads filter capacitor in HFS design, on IC and connect high frequency capacitance, adopts intensive wiring to reduce the high-frequency noise emission; Aspect the propagation path inhibition, chip design goes out to have the stabilized power supply of filter circuit, between I/O mouth and noise source, isolates, and simultaneously, interference source is separated with Sensitive Apparatus;
Step 17) Design of System Software of chip: the harmonious operation of all real-time tasks of the system software controls of chip, system carries out resource management according to mission requirements; Message Processing; Task scheduling, abnormality processing, and distribute priority; System is according to the priority of each task, dynamically switches and dispatches;
Step 18) software reliability of chip design: adopt digital filtering that suppresses superposition noise on signal path and the method that reduces redundant instruction in the chip design, adopt reduced instruction set;
Step 19) software debugging of chip: chip uses AVR Studio to carry out software debugging, allows the user to carry out emulation of AVR online in real time or simulation, simultaneously; Chip is supported the wireless senser operating system platform of main flow, supports .hex .elf; .cof .ihex, many kinds of file formats of .srec;
Step 20) the system-Level software emulation of chip: chip adopts VMLAB to carry out system-Level software emulation; In the software emulation stage, through building of hardware and software platform, the virtual simulated environment of a chip actual motion; Through simulated environment, function that can clear and definite chip realizes;
Step 21) the system-level simulation hardware of chip: chip uses the JTAG in-circuit emulator to accomplish simulation hardware, through firing platform, application program is fired in the chip, accomplishes application function;
Step 22) download of chip application program and execution: chip design uses JTAG to download, and JTAG downloads and mainly carries out through JTAGICE.
Beneficial effect: existing interactive mode based on desktop depends on certain computer or particular system; Being difficult to adapt to the user possibly use many computers to carry out the situation etc. of work at different location and environment; For this reason; Research and realizing under a kind of network environment based on the ubiquitous intelligent human-machine interaction chip of identification helps reducing showing in the information input of man-machine interaction, and is ubiquitous with realizing, do not rely on certain computer or particular system and have more the intelligent human-machine interaction pattern of hommization; During this chip can be applied in people's daily life practically and work, make people can under network environment, obtain the special services that computer provides pellucidly.As the main implementor of identity recognition function and the supplier of the ubiquitous environment of user, the IDEA chip has been born most control, transmission and monitoring work.Have following advantages and useful achievement:
The higher system integrated level: owing to receive the restriction of overall dimension as the IDEA chip of practical application, the critical component that processor module must integrated more chip is like sound attitude memory, ADC transducer, timer conter etc.The IDEA chip has adopted the high-performance of 8 risc architectures, the microprocessor of low-power consumption, and the integrated numerous external equipments that comprise above-mentioned parts have very strong extensibility.
Lower system capacity consumption: as the critical component of entire chip, the power consumption of processor is generally very big.And in wireless network, not having lasting energy resource supply, this just requires the design of chip to consider as a key factor energy-conservation.The energy of IDEA chip is supplied with the mode that has adopted external power source and base station power supply to combine, and provides to comprise idle pulley ADC noise reduction mode, power-down mode, battery saving mode, multiple power management such as standby mode.And can make chip in the whole service process, carry out the conversion of state on one's own initiative, thereby very reduce the energy consumption of chip effectively, prolong the useful life of chip.The energy consumption situation of each module of IDEA is as shown in Figure 2.
The speed of service faster: because that wireless sensor network requires for the real-time of chip is very high, this just needs the processor real-time ability of processing powerful.Comprise the bus structures that processor is inner, addressing system, the design of instruction pipeline etc. all need be as target.The processor adopting of IDEA program storage and data storage use the different memory spaces and the Harvard structure of ACCESS bus, instruction fetch and program execution are carried out simultaneously, have practiced thrift expense greatly.Simultaneously, hardware multiplier only needs two clock cycle, and when working in 16MHz, performance can be up to 16MIPS.System ALU directly is connected with 32 general purpose working registers, and in a system clock cycle, ALU can accomplish the once-through operation operation.
External interface easily: traditional sensor chip generally is connected with computer through serial ports, and this does not have not have on Serial Port Line or the computer user of serial ports to bring a lot of inconvenience to some.Therefore the present invention has adopted USB interface on the IDEA that need link to each other with computer-Receive chip, makes that the use of chip is more convenient.
Lower hardware cost of manufacture: as the wireless device of networking, sensor chip should be dispersed throughout network everywhere, if single chip cost is too high, will inevitably influence the layout of whole networking.The major part of IDEA chip of the present invention adopts the doubling plate routing strategy, and overall routing is reasonable, and inner member has higher performance, makes the whole cost of manufacture of chip reduce.
Description of drawings
Fig. 1-the 1st, the integral module composition diagram of IDEA-Receive chip is represented this chip system basic module composition.
Fig. 1-the 2nd, the integral module composition diagram of IDEA-Send chip is represented this chip system basic module composition.
Fig. 2 is the energy consumption situation comparison diagram of each module of IDEA, has shown power consumption situation and the contrast of forming each energy consumption part of the present invention.
Fig. 3 is the detailed structure division figure of IDEA chip.Modular structure that this chip is detailed and the conspiracy relation between the various piece have been represented.
Embodiment
IDEA chip embodiment:
IDEA chip of the present invention is the center with the central primary control processing module; The input of the output termination central primary control processing module of bottom energy supply module; Short distance high-frequency wireless communication module and the two-way UNICOM of central primary control processing module, the input of the output termination external interface modular converter of central primary control module; Wherein, short distance high-frequency wireless communication module comprises radio frequency chip, exterior antenna, and the external interface modular converter comprises that serial ports changes USB chip, USB interface, and bottom energy supply module comprises JTAG power supply, external power source, USB interface power supply.
Concrete implementation of IDEA wireless sensor network hardware platform and development procedure are:
(1) the present invention is carrying out on the deeply concrete basis of studying the general function of the required completion of clear and definite sensor chip and basic performance index to the wireless sensor network field.To the demand of practical application, the IDEA chip need be accomplished real-time monitoring, signal processing, transfer of data, information fusion, early warning control, multiple functions such as chip autonomous positioning.In order to reach above-mentioned each item basic function, the IDEA chip has had higher system reliability and integrated level, real-time analysis preferably and disposal ability, and accurate data is transmitted accuracy, and possesses the condition of work of long-time low energy consumption.
(2) clear and definite chip application the technical indicator that must reach.Chip is user's input and output controlled function flexibly of providing convenience, and the input of chip comprises that program fires, function selecting and terminal control, and the output of chip comprises data acquisition, information shows.Chip signal is transmitted in the general high band of variable-frequency 300MHZ-1000MHZ, and concrete working frequency points can realize through software.Adopt the adjustable data transmission rate of 0.6KBaud/s-76.8KBaud/s.Internal data adopts parallel transmission pattern, Manchester's code.For realizing function, chip adopts the JTAG programmable device to carry out the in-circuit emulation and the debugging of program, serial ports is provided simultaneously, the programming mode of parallel port and USB mouth.Chip has been downloaded after the related application, can carry out associative operation, and under the control and supervision of terminal controlling platform, accomplishes application task.
(3) basic boom of chip design.
The basic boom of chip has been followed the fundamental mode of general embedded product, simultaneously, based on the needs of practical application, all expansions to some extent on each aspect.The chip basic boom is made up of four levels, is respectively from bottom to top: functional part layer, device drive layer, embedded system kernel, application system level.
A) functional part layer
The functional part layer is the underlying platform and the hardware foundation of entire chip.Comprised the set that all hardware modules of chip are formed and system bottom calls.Each composition module of chip is carried out comprehensive and co-ordination.Simultaneously, defined the bus unit of chip, interrupt system.
B) device drive layer
Device drive layer provides device driver functionality and strategy for the bottom physical unit.Sensor chip in the practical application need work under the various modes, and state exchange is frequent, and energy consumption control requires high.This layer effect is exactly the form with device driver module, and comprehensive scheduling is done in the parts operation of chip.
C) embedded system kernel
The embedded system kernel connects at equipment and between using, and the methods that provide software and hardware system to call provide the function service for upper layer application simultaneously.System kernel to the special requirement of sensor chip, has improved the interruption controls strategy, process scheduling strategy and memory management policy simultaneously based on the management and dispatching strategy of real time operating system.
D) application system level
Application system level provides application oriented system control mode and method of work for the terminal use.Accomplish the startup of chip, operation, state transition, data acquisition, information processing, signal transmission, energy consumption early warning, a series of application functions such as program download.
(4) carry out the description of chip design scheme.
Chip adopts top-down method, and the functional part of chip is carried out Module Division.Mainly comprise: central primary control processing module, user interface, high-frequency wireless communication module and energy supply module.
A) central primary control processing module:
The central primary control processing module of chip is the nucleus module of entire chip, carries out system's overall scheduling and carries out alternately with the user.Module is carried out data communication and signal transmission through SPI communicator module with the high-frequency wireless communication module.
B) user interface
User interface provides selection for the user, control and signal transmission form many services such as choose.Mutual through with the central primary control module realizes that user's multiple function needs.And can the chip chamber information transmitted be transferred to user terminal.
C) high-frequency wireless communication module
The high-frequency wireless communication module has comprised low noise amplification, mixing, filtering; A plurality of operating procedures such as modulation are with heat transfer agent, with the mode of wireless frequency spectrum; On corresponding frequency range, transmit; Simultaneously, receive heat transfer agent transmission from other chip in the self-organizing network, and the communication of real-time and base station ic.
D) energy supply module
The energy supply module is that above-mentioned all modules provide energy resource supply, and four kinds of working methods to system provide corresponding energy resource supply mode.When the user is switched the operating state of chip, system will call corresponding energy supply mode automatically, make chip operation under corresponding pattern.
The level of each module is divided with call relation is as shown in Figure 3 each other in the chip.
(5) general structure design of enforcement IDEA.According to the scale of chip and the complexity of hardware platform, adopted the structural design mode of sectional type.Chip integral body is divided according to function.Comprised microprocessor module, radio frequency transceiving module and power supply supplying module.In actual design process, each module is all corresponding corresponding IC system, and finally be connected through system bus, accomplish the realization of the allomeric function of IDEA chip.
(6) following step is to carry out the design of the hardware configuration of chip.In practical operation, adopted the collaborative design technology of software and hardware concurrent development.Comprised several like this aspects and step in the hardware configuration design:
A) selection of microprocessor
Microprocessor is the system core parts of entire I DEA chip, has directly determined the function and the performance of entire chip.Simultaneously, the processor chips of different packing forms also can directly have influence on the physical size and the weight of chip.Therefore, in the selection of microprocessor, the present invention has mainly considered the factor of performance with two aspects of encapsulation.The IDEA chip has adopted the processor chips of the little processing of 8 RISC of advanced person of Atmel ATmega128L as chip.On the basis of AT90 series processors, increased the hardware multiplier of 2 clocks; And can be through the online programming certainly of the BOOT district realization program on the chip; Have the IC interface of 2 lines and 8 tunnel 10 A/D converter; And increased JTAG emulation, download interface has improved the development efficiency of chip.
B) selection of peripheral components
The oneself requirement of the characteristics of chip self and wireless sensor network according to the present invention, the selection of peripheral components of the present invention has realized as all functions of organizing the chip in the wireless network certainly basically.But these devices comprise digitlization I/O device, external memory device, A/D converter spare and other functional parts.
C) high integrated, high efficiency circuit design
In the circuit design of IDEA, demonstrated fully the viewpoint that soft or hard combines.In order to improve chip reliability and to prepare for subsequent development, the function that many use hardware can be accomplished in the chip also can be accomplished by software.The function that realizes hardware with software can reduce the hardware development circuit effectively, but the response time is longer than using the realization of hardware separately, and takies the execution of CPU, and the realization of algorithm is more complicated often.In chip development process of the present invention, taken into full account the comprehensive of software and hardware and be connected situation.
The present invention from integration module, to primary element, adopts typical device as far as possible in circuit design, promoted the standardization and the modularization of hardware system.Simultaneously, comprehensive planning the software and hardware resources of chip, in the process of developing, taken into full account the extensibility of chip, thereby helped the secondary development of chip.
Because the interface that has related between a series of different units circuit such as communication between base station ic and the PC is connected and transfer of data, the present invention taken into full account the compatibility of signal in these areas.Realized the conversion between TTL signal and the RS-232 signal between being connected of chip and PC serial ports; Therefore main control chip has also set up the buffering between high speed signal and the low speed signal owing to need to handle in real time and analyze from information that is distributed in each chip in the network and data.
D) Interface design of intermodule
Of the present invention two big basic module---the Interface design of wireless communication module and central primary control module mainly is made up of three parts.Be respectively series arrangement bus coupling part (mainly being used for being provided with and the mode of operation and the parameter setting that change wireless communication chips); Bi-directional synchronization data-signal coupling part (being mainly used in data communication and message transmission), and optional part of detecting (being mainly used in chip monitoring operating state and test signal intensity).
E) computer-aided design of hardware platform
The present invention has adopted a series of comparatively advanced circuit CAD (Computer Aided Design, computer-aided design) softwares to carry out the design of system configuration and fairly large integrated circuit.Highly versatile, development efficiency is high.The main modular of chip has all adopted Protel99SE to accomplish the design and the drafting of hardware circuit.Seeing that the high-end components and parts of part of this product do not have predefined packing forms, on stream, added definition, and be bundled in the middle of its encapsulation storehouse, so that expansion is used from now on for the encapsulation of these devices.Consider integration, antijamming capability, and the requirement of chip each item performance index, the present invention has adopted the strategy of four laminates wirings, carries out through the mode that hand wired and self routing combine.
F) design of the power supply of chip and power managed
As the IDEA chip that intersperses among in the self-organizing network, it is very important that the saving of energy seems.In the present invention, power module need be given the central primary control module and the radio frequency transceiving module supply work energy needed on upper strata.Calculate through actual measurement, chip is in service non-energy saver mode, and the operating current of above-mentioned two modules can be up to 25mA.For the IDEA chip that most of the time employing internal electric source is supplied with, it is particularly important that the design of power supply and management seem.The present invention has taken into full account requirements of saving energy in the design and management of power supply, not only on software, for chip provides 4 kinds of variable mode of operations, simultaneously, adopted a considerable amount of low-loss systems components and parts.In the design of IDEA; A kind of comparatively accurate power supply early warning mechanism is provided, can have accomplished real-time monitoring, when voltage is lower than minimum threshold that chip operation allows and requires for self supply power voltage; IDEA can produce alarm mechanism, and makes chip switch to dormancy or standby mode rapidly.Power managed of the present invention has mainly comprised the system level power consumption management, and the software code level is optimized, register transfer optimization and rear end comprehensive wiring optimization etc.The system level power consumption management will make it to get into sleep state when IDEA does not operate, when Preset Time arrives, promptly produce and interrupt waking up; For the present invention, coding style and code efficiency are extremely important for SOC(system on a chip), and IDEA has adopted good coding style, and the code after the optimization greatly reduces power consumption; Aspect register transfer; The present invention has adopted hardware configuration optimization and the parallel optimisation strategy of system's pipeline processes; Reduce the on-chip memory Module Division of register electric capacity simultaneously; Reduce the signal gate of activity factor, reduce the propagation velocity of Glitch (burr) etc., the register transfer power consumption is greatly reduced with this; Aspect the comprehensive wiring of rear end, the present invention has adopted the optimization circuit, reduces operation, revises modes such as signal correction relation, has further reduced the generation probability of comprehensive burr.
G) extensibility of IDEA design
Increasingly mature along with the development of sensing technology and network technology, wireless sensor network technology from now on is inevitable to be developed towards diversification and intelligent direction.Therefore, the present invention has reserved sufficient interface in design process, so that calling and expand from now on.
H) reliability design of hardware platform and interference free performance
IDEA chip in the practical application works in the various complex environments, when superior performance requires, also chip reliability has been proposed increasingly high requirement, particularly in the higher field of the real-time of Industry Control and communicating requirement.The present invention is from suppressing interference source, and many-sided reductions the such as antijamming capability of cutting off propagation path and raising sensitive components disturb, and improve the reliability of platform.The inhibition interference source that chip adopted
Measure has: HFS loads filter capacitor; IC is last and connect high frequency capacitance, and it is intensive short and small smoothly to reduce high-frequency noise emission etc. to connect up.Aspect the propagation path inhibition; The present invention has taken into full account the noise effect of power supply for SOC(system on a chip), designs the stabilized power supply that has filter circuit, between I/O mouth and noise source, isolates equally; Simultaneously; Noted crystal oscillator wiring and ground connection, the circuit board rationalization partition separates interference source with Sensitive Apparatus.The present invention has carried out many-sided improvement for improving the antijamming capability of sensitive components, has comprised the area that reduces return rings, reduces the coupling noise, and the idle port of configuration uses Power Supply Monitoring and watchdog circuit, reduces crystal oscillator and uses low speed propagation etc.
What (7) carry out simultaneously with the hardware designs of chip is the software function design of chip.For the IDEA development platform, software design has mainly comprised the first floor system Software Design.Systems soft ware of the present invention is based on RTOS (Real-TimeOperation System, real time operating system), timely response external event request, and accomplish at the appointed time and handle.The harmonious operation of system's all real-time tasks of control has independence, reliability and real-time characteristics.System carries out resource management according to mission requirements, Message Processing, and task scheduling, work such as abnormality processing, and distribute priority, system can be according to the priority of each task, dynamically switches and dispatch.Because systems soft ware of the present invention is the embedded software based on SOC(system on a chip), therefore, aspect program circuit, not only will consider functional integrity property and accuracy, also to guarantee the normal of hardware initialization and running.In view of real-time of the present invention is had relatively high expectations; Therefore occupy crucial status in the control of interrupt system and the design that is created in chip; System provides and has comprised soft interruption, and hardware interrupts and nested interrupt have adopted the dynamic real-time dispatching algorithm (to comprise the dull algorithm of speed in interior multiple interrupt mode simultaneously; The earliest deadline priority algorithm, minimum slack time priority algorithm).In order to make stable operation of the present invention, on the basis of improving hardware performance and reliability, also need guarantee the reliability of software, so that entire chip stable operation is in operational environment.Software reliability design among the present invention has mainly comprised Anti-interference Design and fault-tolerant design.Design of Software Anti-interference is the householder method of hardware anti-interference design.Among the present invention, digital filtering that suppresses superposition noise on signal path and the method that reduces redundant instruction have been used.Digital filtering has multiple mode, and chip has used the weighted average filter method, promptly to target parameter sampling N time, and each sampled value multiply by one less than 1 weight coefficient, the sampled value after the weighting is added up as this sampled value again.The weight coefficient of each sampled value is all inequality, with outstanding several times sample effect after this, strengthens the recognition capability of chip to parameter variation tendency.
(8) after the collaborative design of having accomplished software and hardware, need utilize existing hardware and software development instrument, carry out functional part level and system-level emulation and debugging.So both helped finding out the problem that chip exists, the also further clear and definite operational process and the textural association of chip.The present invention has mainly adopted software debugging in this stage, three processes of software systems emulation and hardware system emulation.
(9) accomplished the artificial debugging of software and hardware after, just can system program have been downloaded among the IDEA.The present invention is mainly the user provides JTAG downloading mode JTAG download mainly to carry out through JTAGICE.Do not need additional devices promptly can realize the download execution of file destination.
Claims (1)
1. implementation method based on the ubiquitous intelligent human-machine interaction chip of identification is characterized in that this method is based on following chip structure:
The output of the input termination bottom energy supply module (4) of central primary control control module (1); The input of the output termination external interface modular converter (3) of central primary control control module (1), central primary control control module (1) and short distance high-frequency wireless communication module (2) bi-directional chaining;
This method realizes that the step that is comprised is:
Ubiquitous intelligent human-machine interaction chip based on identification under the step 1) planning network environment is the general function and the key property index of the required completion of IDEA chip: chip need be accomplished transfer of data, information fusion, early warning control and the multiple function of autonomous positioning; Requirement has higher system reliability and integrated level; Accurate data is transmitted accuracy, and possesses the condition of work of long-time low energy consumption;
Step 2) confirm the input and output of IDEA chip: the data that chip will send from other chip in the network are as input, with the sensing result transmission to user terminal as output;
Clear and definite chip signal type of step 3) and data characteristic: based on the needs of HF communication; Chip signal is transmitted in the general high band of variable-frequency 300MHZ-1000MHZ; Concrete modulator approach can realize through the value of programming change frequency word register; Adopt the adjustable data transmission rate of 0.6KBaud/s-76.8KBaud/s, internal data adopts parallel transmission pattern, Manchester's code;
The executive mode of step 4) chip and function realize: adopt the JTAG programmable device to carry out the in-circuit emulation and the debugging of chip program; Serial ports programming mode and USB downloading mode are provided simultaneously; Chip has been downloaded after the application program; Get final product executable operations, and under the control and supervision of terminal controlling platform, accomplish application task;
Step 5) is carried out the basic boom design of chip: the chip basic boom is made up of four levels, is respectively from bottom to top: functional part layer, device drive layer, embedded system kernel, application system level;
Step 6) is launched the description of chip design scheme: chip adopts top-down method that the functional part of this chip is carried out Module Division, mainly comprises: central primary control processing module, user interface, high-frequency wireless communication module, external interface modular converter and energy supply module;
Step 7) design central primary control processing module: the central primary control processing module is through SPI communicator module; Carry out data communication and signal transmission with the high-frequency wireless communication module; Simultaneously, utilize A/D conversion submodule, the various heat transfer agents that the information sensing module is collected are converted into the form of the signal of telecommunication; And be transferred to the user interface of handling as master control, thereby realize the demonstration of quantitative and qualitative heat transfer agent through the asynchronous serial submodule;
Step 8) design high-frequency wireless communication module: the high-frequency wireless communication module of chip has comprised low noise amplifier, frequency mixer, filter circuit, frequency divider, modulator-demodulator, phase discriminator and low pass filter; Module is with heat transfer agent; With the mode of wireless frequency spectrum, on the frequency range of 300MHZ-1000MHZ, transmit, simultaneously; Reception is from the heat transfer agent transmission of other chip in the self-organizing network, and in real time and base station ic link up;
Step 9) is established the external interface modular converter: the external interface modular converter has comprised that serial ports changes USB chip and USB interface two parts, and information is changeed the USB chip through serial ports and converted the USB transmission into from the serial ports transmission, and carries out information interaction through USB interface and user terminal;
Step 10) design energy supply module: the energy supply module is that above-mentioned each module provides energy resource supply; Four kinds of different working modes of transmission, reception, dormancy, standby to chip; Corresponding energy resource supply mode is provided; When the user is switched the operating state of chip, chip will call corresponding energy supply mode automatically, make chip operation under corresponding pattern;
Choosing of step 11) chip periphery device: according to the characteristics of chip self and the oneself requirement of wireless sensor network; The selection of the peripheral components of chip; Basically realized as all functions of organizing the chip in the wireless network certainly, but these devices comprise digitlization I/O device, external memory device, A/D converter spare, external crystal-controlled oscillation system and active antenna;
The circuit design of step 12) chip and realization: chip circuit adopts the digitlization standard design, and element all adopts the SMD encapsulation of 0805 type, has realized the conversion between TTL signal and the RS-232 signal between being connected of chip and PC serial ports; Main control chip has been set up the buffering between high speed signal and the low speed signal, and chip adopts the strategy of doubling plate wiring, carries out through the mode that hand wired and self routing combine;
Interface design between the step 13) chip module: chip interface mainly is made up of three parts, is respectively series arrangement bus coupling part, bi-directional synchronization data-signal coupling part, and optional part of detecting;
The power supply design of step 14) chip: chip provides 4 kinds of variable mode of operations, is respectively sleep pattern, sending mode; Receiving mode, battery saving mode, simultaneously; Designed a kind of comparatively accurate power supply early warning mechanism, can accomplish real-time monitoring for self supply power voltage;
The power managed design of step 15) chip: the power managed of chip has mainly comprised the system level power consumption management, and the software code level is optimized, and register transfer optimization and rear end comprehensive wiring are optimized;
Step 16) extensibility of chip design: chip has been reserved sufficient interface in design process, comprises surpassing 30 main control module input/output interfaces, so that calling and expand from now on;
Step 17) chip reliability and anti-interference design: the high-frequency suppressing aspect, chip loads filter capacitor in HFS design, on IC and connect high frequency capacitance, adopts intensive wiring to reduce the high-frequency noise emission; Aspect the propagation path inhibition, chip design goes out to have the stabilized power supply of filter circuit, between I/O mouth and noise source, isolates, and simultaneously, interference source is separated with Sensitive Apparatus;
Step 18) Design of System Software of chip: the harmonious operation of all real-time tasks of the system software controls of chip, system carries out resource management according to mission requirements; Message Processing; Task scheduling, abnormality processing, and distribute priority; System is according to the priority of each task, dynamically switches and dispatches;
Step 19) software reliability of chip design: adopt digital filtering that suppresses superposition noise on signal path and the method that reduces redundant instruction in the chip design, adopt reduced instruction set;
Step 20) software debugging of chip: chip uses AVR Studio to carry out software debugging; Allow the user to carry out emulation of AVR online in real time or simulation; Before carrying out emulation, but use third party's compiler that source file is compiled as the .cof file of emulation .elf file or .hex file;
Step 21) the system-Level software emulation of chip: chip adopts VMLAB to carry out system-Level software emulation; In the software emulation stage, through building of hardware and software platform, the virtual simulated environment of a chip actual motion; Through simulated environment, function that can clear and definite chip realizes;
Step 22) the system-level simulation hardware of chip: chip uses the JTAG in-circuit emulator to accomplish simulation hardware, through firing platform, application program is fired in the chip, accomplishes application function;
Step 23) download of chip application program and execution: chip design 2 kinds of downloading modes, be respectively that USBISP downloads with JTAG and downloads, the JTAG download is mainly carried out through JTAGICE.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008101561760A CN101370208B (en) | 2008-10-06 | 2008-10-06 | Method for implementing ubiquitous intelligent human-machine interaction chip based on personal identification |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008101561760A CN101370208B (en) | 2008-10-06 | 2008-10-06 | Method for implementing ubiquitous intelligent human-machine interaction chip based on personal identification |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101370208A CN101370208A (en) | 2009-02-18 |
| CN101370208B true CN101370208B (en) | 2012-05-09 |
Family
ID=40413779
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2008101561760A Active CN101370208B (en) | 2008-10-06 | 2008-10-06 | Method for implementing ubiquitous intelligent human-machine interaction chip based on personal identification |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101370208B (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102026227A (en) * | 2010-12-14 | 2011-04-20 | 广州市香港科大***研究院 | Distributed deployment method for large-scale wireless sensor network testing and debugging |
| CN110611513B (en) * | 2018-06-15 | 2022-03-18 | 厦门雅迅网络股份有限公司 | Compatible type vehicle-mounted radio antenna interface circuit |
| CN110830319B (en) * | 2018-08-10 | 2021-07-20 | 长鑫存储技术有限公司 | Management method, device and system for integrated circuit test |
| CN113301124B (en) * | 2021-05-05 | 2022-04-19 | 深圳市英达维诺电路科技有限公司 | Digital electronic component simulation design method and system based on cloud sharing |
| CN115292237B (en) * | 2022-10-09 | 2022-12-20 | 中科声龙科技发展（北京）有限公司 | Chip and data transmission method thereof |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0936729A1 (en) * | 1996-10-31 | 1999-08-18 | Ebara Corporation | Rotating machine integrated with controller, and inverter |
| CN1808973A (en) * | 2006-01-27 | 2006-07-26 | 北京飞天诚信科技有限公司 | USB MMI information security device and its control method |
-
2008
- 2008-10-06 CN CN2008101561760A patent/CN101370208B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0936729A1 (en) * | 1996-10-31 | 1999-08-18 | Ebara Corporation | Rotating machine integrated with controller, and inverter |
| CN1808973A (en) * | 2006-01-27 | 2006-07-26 | 北京飞天诚信科技有限公司 | USB MMI information security device and its control method |
Non-Patent Citations (1)
| Title |
|---|
| 王宇飞 等.IDEA密码芯片的设计实现.《电子科技大学学报》.2007,第36卷(第5期),1125－1128. * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101370208A (en) | 2009-02-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101009623A (en) | A wireless sensor network node and its implementation method | |
| CN100514233C (en) | EPA on-site controller based on SOPC | |
| CN101370208B (en) | Method for implementing ubiquitous intelligent human-machine interaction chip based on personal identification | |
| CN101420435B (en) | Communication protocol conversion device and method based on embedded multiple MCU | |
| CN102819312B (en) | For the super operating system of a heterogeneous computer system | |
| WO2012030787A2 (en) | Intelligent power controller | |
| CN103823467A (en) | Control method of industrial robot demonstration planner with motion planning function | |
| Tan et al. | An embedded lightweight GUI component library and ergonomics optimization method for industry process monitoring | |
| CN102736595A (en) | Unified platform of intelligent power distribution terminal based on 32 bit microprocessor and real time operating system (RTOS) | |
| CN102681465A (en) | Industrial robot demonstration planner with motion planning function and control method for industrial robot demonstration planner | |
| CN103795814A (en) | Short message equipment universal communication interface based on fully domestic CPU and OS | |
| CN101377823A (en) | Electric identification apparatus based on intelligent personal identification and implementing method thereof | |
| CN103064329A (en) | Photovoltaic device data collection system and implementation method based on singlechip | |
| CN117331614A (en) | On-line detection configuration file management method for aviation manufacturing production site | |
| AlSelek et al. | Dynamic AI-IoT: enabling updatable AI models in ultra-low-power 5G IoT devices | |
| CN112053615A (en) | Embedded experiment teaching system and teaching method | |
| CN201237713Y (en) | Built-in type integrated industrial control computer | |
| McGrath et al. | Key sensor technology components: hardware and software overview | |
| Miao et al. | Design and application of embedded system based on ARM7 LPC2104 processor in telemedicine | |
| CN101364214A (en) | Dynamic reconfigurable instruction computer processor and implementing method | |
| Chen et al. | A real-time networked control framework based on mobile phones | |
| CN103150952A (en) | Reconfigurable electronic design automation (EDA) experimental platform | |
| Zhu et al. | A study on the design methodology of TAC3 for edge computing | |
| Sava et al. | Wireless sensors network framework for developing boards using contiki operating system | |
| Shang | Implementation of Embedded Real-Time Operating System and Application Software based on Smart Chip |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| EE01 | Entry into force of recordation of patent licensing contract |
Application publication date: 20090218 Assignee: Jiangsu Nanyou IOT Technology Park Ltd. Assignor: Nanjing Post & Telecommunication Univ. Contract record no.: 2016320000215 Denomination of invention: Method for implementing ubiquitous intelligent human-machine interaction chip based on personal identification Granted publication date: 20120509 License type: Common License Record date: 20161118 |
|
| LICC | Enforcement, change and cancellation of record of contracts on the licence for exploitation of a patent or utility model | ||
| EC01 | Cancellation of recordation of patent licensing contract |
Assignee: Jiangsu Nanyou IOT Technology Park Ltd. Assignor: Nanjing Post & Telecommunication Univ. Contract record no.: 2016320000215 Date of cancellation: 20180116 |
|
| EC01 | Cancellation of recordation of patent licensing contract |