CN101231837A - Apparatus and method for speedup driving liquid crystal display device - Google Patents

Apparatus and method for speedup driving liquid crystal display device Download PDF

Info

Publication number
CN101231837A
CN101231837A CNA2008100094200A CN200810009420A CN101231837A CN 101231837 A CN101231837 A CN 101231837A CN A2008100094200 A CNA2008100094200 A CN A2008100094200A CN 200810009420 A CN200810009420 A CN 200810009420A CN 101231837 A CN101231837 A CN 101231837A
Authority
CN
China
Prior art keywords
drive voltage
line
transistor
time point
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA2008100094200A
Other languages
Chinese (zh)
Inventor
沈毓仁
陈政嵘
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
VastView Technology Inc
Original Assignee
VastView Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by VastView Technology Inc filed Critical VastView Technology Inc
Priority to CNA2008100094200A priority Critical patent/CN101231837A/en
Publication of CN101231837A publication Critical patent/CN101231837A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The invention provides a method used for accelerating drive of an LCD and a device thereof, which is used for accelerating the dynamic response speed of displaying frames. The device comprises a first input control line, a second input control line; a first input data line and a second input data line; a first capacitor and a second capacitor; an output driving output line. A first transistor comprises a first grid connected to the first input control line, a first source electrode connected to the first input data line, a first drain electrode connected to the output driving voltage line, the first capacitor and the drain electrode of a second transistor. The second transistor comprises a second grid connected to the second input control line, a second source electrode connected to the second input data line, a second drain electrode connected to the drain electrode of the first transistor, the second capacitor and the output driving voltage line. The first capacitor and the second capacitor are grounded. The output driving voltage line is used for outputting accelerating driving voltage to the pixels of an LCD panel. The first input control line and the second input control line are connected to a grid driver. The first input data line and the second data line are connected to a data driver, respectively.

Description

A kind of apparatus and method of speedup driving liquid crystal display device
The application be submitted on June 23rd, 2004, number of patent application is dividing an application of 200410049688.9 application for a patent for invention " a kind of method of speedup driving liquid crystal display device ".
Technical field
The present invention relates to the method and apparatus of liquid crystal speedup driving, in particular to the method and apparatus of speedup driving liquid crystal display device.
Background technology
Because LCD (LCD) device uses extensively, from consumption electronic products to computing machine and the application of mobile phone wireless communication, its product category is various, makes that the technical development of LCD is at a tremendous pace.It meets following electronic product constantly towards the development trend of characteristics such as compact, low power consumption, low heat emission amount, especially lcd technology is enough to overcome tradition or other for example restriction and shortcoming of the display technique of cathode ray tube (CRT) or light emitting diode (LED) at present, plays an important role with development and has rich potentiality and use in the future of computing machine, communication apparatus and other consumption electronic products.
The plane display effect of LCD is good than the screen display effect of cathode-ray tube (CRT), and its power consumption is low with heat dissipation capacity far beyond similar cathode ray tube screen.
Therefore, think all that generally this kind display can be used as the usefulness of portable telephone display of new generation, television receiver, show ground or advertisement display panel.
In addition, present widely used light emitting diode, they are aspect many practical applications, owing to itself characteristic is restricted; For example, its preferable literal, numeral or image static state of being used for of LED shows, shows and can make dynamic picture unlike lcd technology, and reaches vivid effect.
As everyone knows, general LCD has the glass substrate of two surfaces through special processing, and injects liquid crystal molecule between this two sheet glass substrate.The orientation of liquid crystal molecule is to change according to putting on the voltage of this glass substrate top electrode, and then the brightness of this display panels is changed, so that can show image.Therefore yet display panels itself can't be luminous, a similar back light as fluorescent tube need be set, and makes this liquid crystal send out the irradiation of establishing light and capable of displaying image through this light source.
More specifically illustrate, for example the structure and the action principle of Thin Film Transistor-LCD (TFT-LCD).By and large, the TFT-LCD panel accompanies one deck liquid crystal in the middle of can be considered two sheet glass substrates, and dress has colored filter (color filter) on the glass substrate on upper strata, and lower floor's dress on glass is with transistor.Open when putting on voltage on the liquid crystal molecule when transistor switch, can cause liquid crystal molecule to do suitable deflection (orientation), change the deflection polarity of light thus, utilize the light and shade state of polaroid decision pixel (pixel) again.In addition, upper strata glass forms each pixel and respectively comprises RGB three colors because of the applying of colored filter, and the described pixel of sending the RGB color just constitutes the image frame on the liquid crystal panel.
Though as above explanation, lcd technology and traditional C RT and present LED technology are compared has the advantage that it is not replaced.Yet LCD design itself still is subjected to suitable restriction with use.This major limitation is: the described liquid crystal that is arranged between the two substrates, be to cause electric field to make liquid crystal molecule produce deflection to this liquid crystal according to the voltage that puts on described substrate top electrode, and the Liquid Crystal Molecules Alignment direction is changed and produce texture (texture), then owing to be arranged at behind the substrate irradiation of the light emitted line of backlight module and produce brightness and change via pixel show image.Though, this on the liquid crystal the voltage that applies can the moment (instantaneous) when applying arrive its target voltage, yet this liquid crystal molecule itself must just can reach its target response inflection point through after a while, makes presenting of optical brightness not catch up with the variation of voltage.Therefore produce so-called delay phenomenon, shown in Fig. 1, and the curve a driving path characteristics curve of liquid crystal for this reason.This kind delay phenomenon need fast-changing dynamic liquid crystal quality of display pictures especially can cause disadvantageous restriction and influence for this.
In conventional well known technology, be to adopt for overcoming this restriction " voltage quickens to drive " (overdrive) method, its hardware configuration is as shown in Figure 2, it forms a connect group transistor and capacitor of this driving circuit " controller " accurate with the position of controlling this driving voltage, reach the time that sets objective optics response bit standard to shorten this liquid crystal, and the reaction rate of quickening liquid crystal pictorial display, to meet dynamic fast must the asking of showing of its picture.
For further specifying above principle, please refer to shown in Figure 3 " liquid crystal quickens drive unit " graph of a relation between the waveform of the control potential pulse, drive voltage pulses and the liquid crystal optical response that are produced.The value of described in the following description control potential pulse and drive voltage pulses is a unit with sign indicating number (code) all, and it is a kind of voltage unit that for example can be μ V (10-6V).Suppose that the liquid crystal target drives code that this picture demonstration is desired to reach is 128, it drives path is family curve a; And in order to shorten its time of reaching target voltage and to accelerate liquid crystal optical response speed, known technology is taked a kind of " cheat " (coaxing) method of liquid crystal, at first will be adjusted into code 200 from the driving voltage that input data line D1 is applied, and apply the control potential pulse via input control line G1, make the optic response of liquid crystal be driving path b, it obviously drives path (a) and accelerates; And when this liquid crystal optical response reaches target voltage code 128, again this is downgraded code 128 by the driving voltage that input data line D1 is applied, and apply another control potential pulse via input control line G1, and make the optic response of this liquid crystal stop and remaining in code 128 1 till it is subjected to next drive voltage pulses.Yet, in known technology, these two successive control potential pulses, with and two continuous drive voltage pulses being caused be to come across among two adjacent pictures, and can't come across among the same picture, therefore, the optical response time of this liquid crystal can't be shortened the time less than a picture, this is the restriction and the shortcoming of known technology.For example, the sampling rate of this LCD is 60Hz, then the shared time of each picture is 16.7ms, therefore, next control potential pulse and next drive voltage pulses must just can apply in next picture, and the optical response time of this liquid crystal can't be shortened time less than a picture 16.7ms, this is the significant limitation and the shortcoming of known technology.It makes this liquid crystal optical response quick inadequately, still has significantly improved necessity, to meet the requirement to the quick dynamic change of LCD picture.
Summary of the invention
Therefore, purpose of the present invention is quickened method of driving and device for a kind of LCD is provided, with solution and restriction and the shortcoming of improving its known technology, and shorten the optical response time of liquid crystal, to accelerate the dynamic responding speed of its display frame to drive voltage pulses.
For reaching the purpose of above-mentioned acceleration liquid crystal optical response speed, first aspect present invention provides a kind of liquid crystal to quicken drive unit, comprising:
First input control line; Second input control line; First input data line; Second input data line; First capacitor; Second capacitor; The outputting drive voltage line;
The first transistor comprises: first grid is connected to first input control line, first source electrode is connected to first input data line, and first drain electrode is connected to the drain electrode of outputting drive voltage line and first capacitor and transistor seconds; And
Transistor seconds comprises: second grid is connected to second input control line, second source electrode is connected to second input data line, and second drain electrode is connected to drain electrode and second capacitor and the outputting drive voltage line of this first transistor;
Wherein this first capacitor and second capacitor are respectively reservior capacitor and liquid crystal equivalent condenser and ground connection separately, and this outputting drive voltage line is to be used for exporting this acceleration driving voltage to the LCD panel pixels;
Wherein,
Described first and second input control line is connected to a gate drivers, and described first and second input data line is connected to a data driver; And
Mistiming between the recurrent pulse waveform of second control signal that first control signal of this first input control line input and this second input control line are imported is the mistiming between the n bar sweep trace of n pulse, and is adjustable.
Provide a kind of method of speedup driving liquid crystal display device according to second aspect present invention, may further comprise the steps:
One circuit is provided, and it has: first input control line, second input control line, first input data line, second input data line, the first transistor, transistor seconds, first capacitor, second capacitor and outputting drive voltage line;
First control signal that will have the recurrent pulse waveform provides the grid of this first transistor;
Second control signal that will have the recurrent pulse waveform provides the grid of this transistor seconds, and this second control signal is identical with first control signal except phase delay;
Provide the source electrode of this first transistor with first data-signal, when being triggered by this first control signal, this circuit is with this first data-signal this outputting drive voltage line of feeding;
Provide the source electrode of this transistor seconds with second data-signal, when being triggered by this second control signal, this circuit is with this second data-signal this outputting drive voltage line of feeding; And
To export to pixel by this outputting drive voltage that above step produced, with show image.
Provide a kind of device of speedup driving liquid crystal display device according to a third aspect of the present invention, comprising:
First input control line; Second input control line; First input data line; Second input data line; The 3rd input data line; The 4th input data line; The 5th input data line; First capacitor; Second capacitor; The 3rd transistor; The 4th transistor: and the outputting drive voltage line;
The first transistor comprises: first grid is connected to first input control line, first source electrode is connected to first input data line, and first drain electrode is connected to the drain electrode of outputting drive voltage line and first capacitor and transistor seconds; And
Transistor seconds comprises: second grid is connected to second input control line, second source electrode is connected to second input data line, and second drain electrode is connected to drain electrode and second capacitor and the outputting drive voltage line of this first transistor;
Wherein this first capacitor and second capacitor respectively are respectively reservior capacitor and liquid crystal equivalent condenser and ground connection separately, and this outputting drive voltage line is to be used for exporting this acceleration driving voltage to the LCD panel pixels and show image;
Wherein,
Described first and second input control line is connected to a gate drivers, and described first and second input data line respectively is connected to the 3rd and the 4th transistor drain in parallel respectively, the the 3rd and the 4th transistorized source electrode of this parallel connection is connected to a data driver, and its grid respectively is connected to the 3rd and the 4th input data line; And
Mistiming between the recurrent pulse waveform of second control signal that first control signal of this first input control line input and this second input control line are imported is the mistiming between the n bar sweep trace of n pulse, and is adjustable.
Provide a kind of method of speedup driving liquid crystal display device according to fourth aspect present invention, may further comprise the steps:
One circuit is provided, and it has: first input control line, second input control line, first input data line, second input data line, the 3rd input data line, the 4th input data line, the 5th input data line, the first transistor, transistor seconds, the 3rd transistor, the 4th transistor, first capacitor, second capacitor and outputting drive voltage line;
First control signal that will have the recurrent pulse waveform provides this first transistor grid;
Second control signal that will have the recurrent pulse waveform provides this transistor seconds grid, and this second control signal is identical with first control signal except phase delay;
The 5th data-signal is provided the 3rd transistor AND gate the 4th transistorized source electrode of this parallel connection;
Provide the 3rd transistor gate with the 3rd data-signal, and the potential pulse that is produced with its drain electrode offers the source electrode of this first transistor as first data-signal, when this first transistor was triggered by this first control signal, this circuit was with this first data-signal this outputting drive voltage line of feeding;
Provide the 4th transistor gate with the 4th data-signal, and the voltage pulse signal that is produced with its drain electrode offers the source electrode of this transistor seconds as second data-signal, when this transistor seconds was triggered by this second control signal, this circuit was with second data-signal this outputting drive voltage line of feeding; And
To export to pixel by this outputting drive voltage that above step produced, with show image.
LCD used in the present invention is quickened other variation and the form of implementation of drive unit, will be in following detailed description.
Description of drawings
Fig. 1 is the driving path characteristics curve map that is presented at the liquid crystal molecule optic response that applies under the target voltage;
Fig. 2 is the synoptic diagram that quickens drive unit according to the traditional type liquid crystal of known technology;
Fig. 3 a to 3c quickens control voltage pulse waveforms, drive voltage pulses waveform and the characteristic corresponding diagram of liquid crystal optical response that drive unit produced for liquid crystal according to the present invention;
Fig. 4 a is synoptic diagram, its demonstration: the 1st embodiment is by the array of pixels that intersection point constituted of a plurality of gate lines and data line and the driving circuit that is made of plurality of data driver and a plurality of gate drivers according to the present invention;
Fig. 4 b is that the LCD of the 1st embodiment according to the present invention is quickened drive unit;
Fig. 5 a to 5e quickens the corresponding oscillogram of control potential pulse, drive voltage pulses and liquid crystal optical response that drive unit produced for the liquid crystal of the 1st embodiment according to the present invention;
Fig. 6 a is synoptic diagram, its demonstration: the 2nd embodiment is by the array of pixels that intersection point constituted of a plurality of gate lines and data line and the driving circuit that is made of plurality of data driver and a plurality of gate drivers according to the present invention;
Fig. 6 b quickens drive unit according to the LCD of invention the 2nd embodiment;
Fig. 7 a to 7g quickens the corresponding oscillogram of control potential pulse, drive voltage pulses and liquid crystal optical response that drive unit produced for the liquid crystal of the 2nd embodiment according to the present invention;
Fig. 8 a is synoptic diagram, its demonstration: the 3rd embodiment is by the array of pixels that intersection point constituted of a plurality of gate lines and data line and the driving circuit that is made of plurality of data driver and a plurality of gate drivers according to the present invention;
Fig. 8 b quickens drive unit according to the LCD of invention the 3rd embodiment;
Fig. 9 a to 9d quickens the corresponding oscillogram of control potential pulse, drive voltage pulses and liquid crystal optical response that drive unit produced for the liquid crystal of the 3rd embodiment according to the present invention;
Figure 10 a is synoptic diagram, its demonstration: the 4th embodiment is by the array of pixels that intersection point constituted of a plurality of gate lines and data line and the driving circuit that is made of plurality of data driver and a plurality of gate drivers according to the present invention;
Figure 10 b quickens drive unit according to the LCD of invention the 4th and 5 embodiment;
Figure 11 a to 11e quickens the corresponding oscillogram of control potential pulse, drive voltage pulses and liquid crystal optical response that drive unit produced for the liquid crystal of 4 embodiment according to the present invention; And
Figure 12 a to 12e quickens the corresponding oscillogram of control potential pulse, drive voltage pulses and liquid crystal optical response that drive unit produced for the liquid crystal of 5 embodiment according to the present invention.Among the figure
The a family curve
The b family curve
A1, A2, A3 time point
A4, A5, A6 time point
The CS reservior capacitor
The CS1 reservior capacitor
The CS2 reservior capacitor
CLC liquid crystal equivalent condenser
CLC1 liquid crystal equivalent condenser
CLC2 liquid crystal equivalent condenser
The D1 input data line
The D2 input data line
The D input data line
D ' input data line
D1 ' input data line
The G1 input control line
The G2 input control line
G1 ' input control line
The G2 input control line
The Gm input control line
The Gm+1 input control line
The G2m input control line
The G2m+1 input control line
The G3m input control line
The VLC outputting drive voltage
The Q transistor
Q ' transistor
The Q1 transistor
The Q2 transistor
The Q3 transistor
The Q4 transistor
The VCOM reference voltage
The VCOM1 reference voltage
The VCOM2 reference voltage
Embodiment
The invention relates to the method for speedup driving liquid crystal display device.Various characteristics of the present invention and advantage can obtain better understanding for the detailed explanation of embodiment and with reference to appended accompanying drawing by following.Wherein components identical is used identical Reference numeral.
Below with reference to appended description of drawings embodiments of the invention, wherein identical Reference numeral is represented similar elements.Mainly be for instrument, to describe it, in view of the above so that advantage of the present invention and characteristics to be described in following examples with display waveform (wave form) to voltage and liquid crystal optical response path and behavior that liquid crystal was applied.
Now, please once again with reference to figure 3.3a to 3c figure quickens control voltage pulse waveforms, drive voltage pulses waveform and the characteristic corresponding diagram of liquid crystal optical response that drive unit produced according to liquid crystal of the present invention.The transverse axis of this 3a to 3c figure is the time, and its unit is ms, its longitudinal axis be driving voltage with code (sign indicating number) as the unit of display.Waveform representative shown in Fig. 3 b puts on the control potential pulse on the input control line, waveform representative shown in Fig. 3 c puts on the drive voltage pulses on the input data line, and 3a figure shows the waveform of acceleration drive unit of the present invention in conjunction with the drive voltage pulses of above two kinds of outputs that waveform produces.For the purpose of more than contrasting, its time transverse axis is drawn under Fig. 3 c for the common use of 3a to 3c figure for conveniently 3a to 3c figure being compared to each other.And for convenience of description, is that unit is divided into image time intervals (partition) such as (N-1), N, (N+1) be individual with this time with image time (frame time), and curve a, b represent liquid crystal molecule at the optic response path characteristics curve that is subjected to applying under the different driving voltage respectively.This optic response briliancy (luminance) that liquid crystal presented for this reason usually, its unit is a nits (candle light/square centimeter: cd/m2).
Below respectively with the control voltage pulse waveforms of the circuit diagram shown in four embodiment, LCD controller pixel cell, drive voltage pulses waveform, with and the liquid crystal optical response family curve that produced, so that the method and apparatus of speedup driving liquid crystal display device of the present invention to be described.
Embodiment 1
Below with reference to Fig. 4 a, b and) Fig. 5 a to e illustrates the 1st embodiment of the present invention.
At first, please refer to Fig. 4 a, its demonstration: the 1st embodiment is by the array of pixels that intersection point constituted of a plurality of gate lines and data line and the driving circuit that is made of plurality of data driver and a plurality of gate drivers according to the present invention.Fig. 4 b quickens drive unit according to the LCD of present embodiment.Fig. 4 b is for being denoted as the amplification at 4b place among Fig. 4 a.
Drive unit
By Fig. 4 a, b as can be known, this liquid crystal display acceleration drive unit comprises:
The first input control line G1; The second input control line G1 '; The first input data line D1; The second input data line D1 '; The first capacitor CS; The second capacitor CLS; Outputting drive voltage line (not icon);
The first transistor Q comprises: first grid is connected to the first input control line G1, first source electrode is connected to the first input data line D1, and first drain electrode is connected to the drain electrode of outputting drive voltage line and the first capacitor CS and transistor seconds Q '; And
Transistor seconds Q ' comprises: second grid is connected to the second input control line G1 ', second source electrode is connected to the second input data line D1 ', and second drain electrode is connected to drain electrode and the second capacitor CLC and the outputting drive voltage line of this first transistor;
Wherein this first capacitor and second capacitor respectively are reservior capacitor and liquid equivalent condenser and each ground connection, and this outputting drive voltage line is to be used for exporting this acceleration driving voltage these pixels of LCD panel to show image; It is characterized by these first and second input control lines and be connected to a gate drivers, and these first and second input data lines respectively are connected to a data driver; And
Mistiming between the recurrent pulse waveform of this first and second control signal is the mistiming between the n bar sweep trace of n pulse, can adjust.
Secondly, please refer to Fig. 5 a to 5e, the waveform shown in it is shown on the oscillograph again.It installs the various waveforms that produced for shown in Fig. 4 a, the b: when the control potential pulse of this device is G1 (Fig. 5 b), its pairing drive voltage pulses is D1 (Fig. 5 d); When the control potential pulse of this device was G1 ' (Fig. 5 c), its pairing drive voltage pulses was D1 ' (Fig. 5 e) figure; And acceleration drive unit of the present invention is that (Fig. 5 a) for VLC to the practical combinations outputting drive voltage pulse that liquid crystal produced.
Must emphasize once again at this, described driving voltage can reach its target voltage in moment when it applies, yet liquid crystal molecule is subjected to must reaching its objective optics response position via response beginning a period of time after institute's voltage that applies, and this is because due to the material behavior of liquid crystal own.
Driving method
Below be the driving method of the LCD acceleration drive unit of the 1st embodiment according to the present invention, it may further comprise the steps:
The first control signal G1 that will have the recurrent pulse waveform provides the grid of this first transistor Q;
The second control signal G1 ' that will have the recurrent pulse waveform provides the grid of this transistor seconds Q ', and this second control signal G1 ' is identical with the first control signal G1 except phase delay;
Provide the source electrode of this first transistor Q with the first data-signal D1, when being triggered by this first control signal G1, this circuit is with this first data-signal D1 this outputting drive voltage line of feeding;
Provide the source electrode of this transistor seconds Q ' with the second data-signal D1 ', when being triggered by this second control signal G1 ', this circuit is with this second data-signal D1 ' this outputting drive voltage line of feeding; And
To export to these pixels with show image by this outputting drive voltage that above step produced.
Wave form analysis
Quicken the relation between the waveform of control potential pulse G1, G1 ' that drive unit was produced and drive voltage pulses D1, D1 ', VLC with the liquid crystal that describes this Fig. 4 a, the b of the 1st embodiment in detail according to the present invention below with reference to Fig. 5 a to 5e.Driving voltage V0 in the following discussion, V1, V2, V3 can be considered a kind of magnitude of voltage of representing with sign indicating number (code).
Owing to all use alternating current AC as driving voltage usually, therefore, in its control and driving process, have the phenomenon that positive negative (phase) alternately occurs to liquid crystal; The waveform that is drive voltage pulses D1, D1 ' and VLC has the positive and negative phenomenon that alternates and occur with respect to reference voltage VCOM.
Described waveform is for example with the following methods, repeat according to the circulation of the time sequencing of time point A1 to A6: the value of the drive voltage pulses D1 ' in N-1 the picture before time point A1 be V0 ' (code32), and the value V0 of drive voltage pulses VLC " (code 32) be negative polarity; And begin to enter N picture at time point A1, this moment, the value of drive voltage pulses D1 rose to V1 (code 200), because the effect of control potential pulse G1, thereby make this liquid crystal quicken that outputting drive voltage pulse VLC value that drive unit produced rises to V1 (code 200) and be positive polarity, and be retained to till the time point A2 always.Time proceeds to time point A2 then, this moment, the value of drive voltage pulses D1 ' was that V2 (code 120) is a positive polarity, because the effect of control potential pulse G1 ', cause the value of drive voltage pulses VLC to drop to V2 (code 120) in moment from V1 (code 200), its value is retained to till the time point A3 always.Time proceeds to time point A3 then, begin to enter N+1 picture this moment, at this moment, drive voltage pulses D1 value drops to V2 ' (code 120) and is negative polarity, because the effect of control potential pulse G1, this makes drive voltage pulses VLC value drop to V2 ' (code 120) ' and be negative polarity in moment, is retained to till the time point A4 always.Proceed to time point A4 then, at this moment, drive voltage pulses D1 ' value still is V2 ' (code 120), because the effect of control potential pulse G1 ', this causes drive voltage pulses VLC value still to remain on accurate V2 ' (code 120) ' one in original position till time point A5.Then, time proceeds to time point A5, begin to enter N+2 picture, this moment, drive voltage pulses D1 value rose to V2 (code 120), because the effect of control potential pulse G1, this causes drive voltage pulses VLC value to rise to V2 (code 120) and be positive polarity in moment, is retained to till the time point A6 always.
The variation of control potential pulse G1, G1 ', drive voltage pulses D1, D1 ' and the VLC of all the other each time points all can be derived easily according to above explanation and be learnt behind the time point A6.
Curve a shown in Fig. 5 a image time when implement to quicken driving is the liquid crystal optical response family curve under the situation of 5ms; Curve b image time when implement to quicken driving is the liquid crystal optical response family curve under the situation of 16ms; And curve c is the liquid crystal optical response family curve of not implementing under the acceleration driving situation.
N in N the picture of present embodiment Fig. 5 b shown in the pulse G1 ' represents n pulse, and it is presented at the mistiming that has n bar sweep trace between control potential pulse G1 in the same picture and the G1 '; That is,, after first G1 pulse,, just import another controlling and driving pulse G1 ' through n G1 pulse with the viewpoint of this pixel.The length in this n representative time interval (interval) can be looked suitably adjustment of actual demand do such as liquid crystal material characteristic by the deviser, and can reach the effect of scanning black line with the video picture of simulation CRT monitor pulsed really.This is better than the maximum characteristics of known technology for the present invention.
Embodiment 2
Below with reference to Fig. 6 a, b and Fig. 7 a to g the 2nd embodiment of the present invention is described.
At first, please refer to Fig. 6 a, its demonstration: the 1st embodiment is by the array of pixels that intersection point constituted of a plurality of gate lines and data line and the driving circuit that is made of plurality of data driver and a plurality of gate drivers according to the present invention.Fig. 6 b quickens drive unit according to the LCD of present embodiment.Fig. 6 b is for being masked as the amplification at 6b place among Fig. 6 a.
Drive unit
By Fig. 6 a, b as can be known, this LCD acceleration drive unit comprises:
The first input control line G1; The second input control line G1 '; The first input data line D1; The second input data line D1 '; The 3rd input data line D '; The 4th input data line D; The 5th input data line DS; The first capacitor CS; The second capacitor CLC; The 3rd transistor Q3; The 4th transistor Q4; And outputting drive voltage line;
The first transistor Q comprises: first grid is connected to the first input control line G1, first source electrode is connected to the first input data line D1, and first drain electrode is connected to the drain electrode of outputting drive voltage line and the first capacitor CS and transistor seconds Q '; And
Transistor seconds Q ' comprises: second grid is connected to the second input control line G1 ', second source electrode is connected to the second input data line D1 ', and second drain electrode is connected to drain electrode and the second capacitor CLC and the outputting drive voltage line of this first transistor;
Wherein this first capacitor and second capacitor are respectively reservior capacitor and liquid crystal equivalent condenser and each ground connection, and this outputting drive voltage line is to be used for exporting this acceleration driving voltage these pixels of LCD panel to show image; It is characterized by
Described first and second input control line G1, G1 ' are connected to a gate drivers, and described first and second input data line D1, D1 ' respectively are connected to the 3rd and the 4th transistor Q3 in parallel, the drain electrode of Q4 respectively, the source electrode of the 3rd and the 4th switching transistor of this parallel connection is connected to a data driver, and its grid respectively is connected to the 3rd and the 4th input data line D, D '; And the mistiming between the recurrent pulse waveform of this first and second control signal G1, G1 ' is the mistiming between the n bar sweep trace of n pulse, can adjust.
Driving method
Below be the driving method of the LCD acceleration drive unit of the 2nd embodiment according to the present invention, it may further comprise the steps:
The first control signal G1 that will have the recurrent pulse waveform provides this first transistor grid;
The second control signal G1 ' that will have the recurrent pulse waveform provides this transistor seconds grid, and this second control signal is identical with first control signal except phase delay;
Provide the 3rd transistor Q3 of this parallel connection and the source electrode of the 4th transistor Q4 with the 5th data-signal Ds;
The 3rd data-signal D ' is provided the grid of the 3rd transistor Q3, and the potential pulse that is produced with its drain electrode offers the source electrode of this first transistor Q as the first data-signal D1, when this first transistor Q1 was triggered by this first control signal G1, this circuit was with this first data-signal D1 this outputting drive voltage line of feeding;
The 4th data-signal D is provided the grid of the 4th transistor Q4, and the voltage pulse signal that is produced with its drain electrode offers the source electrode of this transistor seconds Q ' as the second data-signal D1 ', when this transistor seconds Q ' was triggered by this second control signal G1 ', this circuit was with the second data-signal D1 ' this outputting drive voltage line of feeding; And
To export to these pixels by this outputting drive voltage that above step produced, with show image.
Wave form analysis
Describe the relation between liquid crystal acceleration control potential pulse G1, the G1 ' that drive unit produced of 6a and b figure and drive voltage pulses D1, D1 ', VLC waveform of according to the present invention the 2nd embodiment in detail below with reference to Fig. 7 a to 7g.
Owing to all use alternating current AC as driving voltage usually, therefore, in its control and driving process, have the phenomenon that positive negative (phase) alternately occurs to liquid crystal; (waveform that is drive voltage pulses D1, D1 ' and VLC has the positive and negative phenomenon that alternates and occur with respect to reference voltage VCOM).
Described waveform is for example with the following methods, repeat according to the circulation of the time sequencing of time point A1 to A6: drive voltage pulses D1 ' the value V0 ' (yard (code) 32) in N-1 the picture before time point A1), and the value V0 ' of drive voltage pulses VLC (code 32); And begin to enter N picture at time point A1, this moment, drive voltage pulses D1 value rose to V1 (code 200), because the effect of control potential pulse G1, thereby make this liquid crystal acceleration outputting drive voltage pulse VLC value that drive unit produced also rise to V1 (code 200), and be retained to till the time point A2 always.Time proceeds to time point A2 then, this moment, drive voltage pulses D1 ' value was a positive polarity for V2 (code 120), because the effect of control potential pulse G1 ', cause drive voltage pulses VLC value to drop to V2 (code 120) and still be positive polarity from V1 (code 200) in moment, its value is retained to till the time point A3 always.Time proceeds to time point A3 then, begin to enter N+1 picture, at this moment, drive voltage pulses D1 value drops to V2 ' (code 120), because the effect of control potential pulse G1, this makes drive voltage pulses VLC value drop to V1 ' (code 120) in moment, is retained to till the time point A4 always.Proceed to time point A4 then, at this moment, drive voltage pulses D1 ' value still be V2 ' (code120) because the effect of control potential pulse G1 ', this causes drive voltage pulses VLC value still to remain on V2 ' (code 120) ' one of original standard till time point A5.Then, time proceeds to time point A5, begin to enter N+2 picture this moment, drive voltage pulses D1 value rises to V2 (code 120), because the effect of control potential pulse G1 ', this causes the value of drive voltage pulses VLC to rise to V2 (code 120) in moment, is retained to till the time point A6 always.
The variation of control potential pulse G1, G1 ', drive voltage pulses D1, D1 ' and the VLC of all the other each time points all can be derived easily and learns according to above explanation after the time point A6.
Image time was the liquid crystal optical response family curve under the 5ms situation when curve a shown in Fig. 7 a drove for implementing acceleration; Image time was the liquid crystal optical response family curve under the 16ms situation when curve b drove for implementing acceleration; And curve c is the liquid crystal optical response family curve of not implementing under the acceleration driving situation.
N in N the picture of Fig. 7 b shown in the pulse G1 ' represents n pulse, and it is presented at the mistiming that has n bar sweep trace between control potential pulse G1 in the same picture and the G1 '; That is,, after first G1 pulse,, just import another controlling and driving pulse G1 ' through n G1 pulse with the viewpoint of this pixel.The length in this n representative time interval (interval) can be looked suitably adjustment of actual demand do such as liquid crystal material characteristic by the deviser.This is better than the maximum characteristics of known technology for the present invention.
The waveform of the drive voltage pulses VLC that the drive unit of liquid crystal acceleration shown in present embodiment is above is exported is for convenience of description with identical with embodiment for the purpose of the understanding, to avoid causing too complicated elusive situation in declarative procedure; But can according to actual demand this Waveform Design be become to have the waveform of various variations by the deviser.
Embodiment 3
Below with reference to Fig. 8 a, b and Fig. 9 a to d the 3rd embodiment of the present invention is described.
At first, please refer to Fig. 8 a, its demonstration: the 3rd embodiment is by the array of pixels that intersection point constituted of a plurality of gate lines and data line and the driving circuit that is made of plurality of data driver and a plurality of gate drivers according to the present invention.Fig. 8 b quickens drive unit according to the LCD of present embodiment.Fig. 8 b is for being masked as the amplification at 8b place among Fig. 8 a.
Drive unit
By Fig. 8 a, b as can be known, LCD acceleration drive unit comprises:
The first input control line G1; The second input control line Gm; The first input data line D1; The first capacitor CS; The second capacitor CLS; And outputting drive voltage line; And
The first transistor Q, comprise: a grid is connected to the first input control line G1 or the second input control line Gm, one source pole is connected to the first input data line D1, and a drain electrode is connected to outputting drive voltage line capacitor CS, the CLC in parallel with two and outputting drive voltage line; And
Wherein this first capacitor and second capacitor respectively are reservior capacitor and liquid crystal equivalent condenser and each ground connection, and this outputting drive voltage line is to be used for exporting this acceleration driving voltage these pixels of LCD panel to show image; It is characterized by
This input data line is connected to a data driver, this input control line is connected to gate drivers, this gate drivers has output enable (OE:output enable) incoming line and opens beginning horizontal pulse (STH:start pulse horizontal) incoming line, and receive coherent signal via described incoming line, to produce the locking control voltage pulse G1 of this input control line, Gm, be supplied to the grid of transistor Q via input control line, and the drive voltage pulses VLC that produces via its control can cause producing simultaneously two synchronous scanning lines of the m bar sweep trace of being separated by on display screen, with show image.
Driving method
Below be the driving method of the LCD acceleration drive unit of the 3rd embodiment according to the present invention, it may further comprise the steps:
To have recurrent pulse waveform data signal D1 the source electrode of this first transistor Q1 will be provided;
Provide OE and STH control signal to this gate drivers, so that produce synchronous control signal G1 by this gate drivers, Gm offers the grid of this first transistor Q1;
When being triggered by these synchronous control signals G1, Gm, this circuit is with this data-signal this outputting drive voltage line of feeding; And
To export to these pixels with show image by this outputting drive voltage that above step produced.
Wave form analysis
Please refer to Fig. 9 a to 9d now, quicken the control potential pulse G1 that drive unit was produced, the relation between Gm and drive voltage pulses D1, the VLC waveform with the liquid crystal that describes this 3rd embodiment 8a, b figure in detail according to the present invention.
Owing to all use alternating current AC as driving voltage usually, therefore, in its control and driving process, have the phenomenon that positive negative (phase) alternately occurs to liquid crystal; (waveform that is drive voltage pulses D1, D1 ' and VLC has the positive and negative phenomenon that alternates and occur with respect to reference voltage VCOM).
Described waveform is for example with the following methods, repeat according to the circulation of the time sequencing of time point A1 to A6:
Drive voltage pulses D1 value before the time point A1 in N-1 picture is V0 ' (code 32), and drive voltage pulses VLC value V0 ' (code 32) is a negative polarity; And begin to enter N picture at time point A1, this moment, drive voltage pulses D1 value rose to V1 (code 200), because the effect of control potential pulse G1, thereby make this liquid crystal quicken that outputting drive voltage pulse VLC value that drive unit produced also rises to V1 (code 200) and be positive polarity, and be retained to till the time point A2 always.Time proceeds to time point A2 then, this moment, drive voltage pulses D1 value dropped to V2 (code 120), because the effect of control potential pulse G1, cause drive voltage pulses VLC value to drop to V2 (code 120) and still be positive polarity from V1 (code 200) in moment, its value is retained to till the time point A3 always.Time proceeds to time point A3 then, begin to enter N+1 picture, this moment, the value of drive voltage pulses D1 dropped to V2 ' (code 120), because the effect of control potential pulse G1, this makes drive voltage pulses VLC value also drop to V2 ' (code 120) ' and be negative polarity in moment, is retained to till the time point A4 always.Proceed to time point A4 then, at this moment, the value of drive voltage pulses D1 still is V2 ' (code 120), because the effect of control potential pulse G1, this causes drive voltage pulses VLC value still to remain on accurate V2 ' (code 120), original position till time point A5.Then, time proceeds to time point A5, begin to enter N+2 picture, this moment, drive voltage pulses D1 value rose to V2 (code 120), because the effect of control potential pulse G1, this causes drive voltage pulses VLC value to rise to V2 (code 120) and be positive polarity in moment, is retained to till the time point A6 always.
The variation of control potential pulse G1, the drive voltage pulses D1 of all the other each time points and VLC all can be derived easily according to above explanation and be learnt behind the time point A6.
Curve a shown in Fig. 9 a image time when implement to quicken driving is the liquid crystal optical response family curve under the situation of 5ms; Curve b when implement to quicken driving electricity is the liquid crystal optical response family curve under the situation of 16ms the face time; And curve c is the liquid crystal optical response family curve of not implementing under the acceleration driving situation.Hsync among Fig. 9 c represents to control potential pulse G1 and Gm is a synchronizing signal.
Therefore, according to the design of present embodiment, Gm and G1 are synchronous control potential pulse, and by Gm control sweep trace that is produced and the sweep trace that is produced by G1 control interval m bar sweep trace on screen, these two kinds of sweep traces scan with the method for synchronization on screen.Relation between the waveform of this control potential pulse Gm and drive voltage pulses D1, VLC, and the waveform of above-mentioned control potential pulse G1 and drive voltage pulses D1, VLC between relation (promptly, the above explanation of being done with reference to figure 9a to 9d) identical, therefore, no longer repeat at this.
The waveform of the drive voltage pulses VLC that the drive unit of liquid crystal acceleration shown in present embodiment is above is exported is for convenience of description with identical with embodiment for the purpose of the understanding, to avoid causing too complicated situation in declarative procedure; But can according to actual demand this Waveform Design be become to have the waveform of various variations by the deviser.
At this must be ben be, though this liquid crystal drive voltage pulse VLC value be positive polarity or be negative polarity, as long as it can reach the target bit standard that sets, then all can reach and quicken purpose and the effect that the driving liquid crystal optics is reacted.
In addition, according to design feature of the present invention, these in same picture (for example N picture) two in succession the interval m between stepless control potential pulse G1 (Fig. 9 b) and Gm (Fig. 9 c) can adjust according in fact desiring to reach effect and design requirement, this is the important invention and the characteristics of this case, and is that all related known technology do not have at present.
Embodiment 4
Below with reference to Figure 10 a, b and 11a to e the 4th embodiment of the present invention is described.The device of this 4th embodiment and following the 5th embodiment that will illustrate all uses Figure 10 a, b is with explanation, its purpose is to show the device with identical, but can reach different imaging results with different control methods on display screen, can be in following explanation relevant for this.
At first, please refer to Figure 10 a, its demonstration: the 4th embodiment is by the array of pixels that intersection point constituted of a plurality of gate lines and data line and the driving circuit that is made of plurality of data driver and a plurality of gate drivers according to the present invention.Figure 10 b quickens drive unit according to the LCD of present embodiment.Figure 10 b is for being masked as the amplification at 10b place among Figure 10 a.
Drive unit
By Figure 10 a, b as can be known, LCD acceleration drive unit comprises:
The first input control line G1; The second input control line Gm+1; The 3rd input control line G2m+1; One input data line D1; The first capacitor CS; The second capacitor CLC; And outputting drive voltage line; And
The first transistor Q1 comprises: a grid is connected to the first input control line G1 or the second input control line Gm+1 or the 3rd input control line G2m+1; , one source pole is connected to the first input data line D1, and a drain electrode is connected to outputting drive voltage line capacitor CS, the CLC in parallel with two;
Wherein this first capacitor and second capacitor respectively are respectively reservior capacitor and liquid crystal equivalent condenser and each ground connection, and this outputting drive voltage line is to be used for exporting this acceleration driving voltage these pixels of LCD panel to show image; It is characterized by
This input data line is connected to a data driver, this input control line is connected to gate drivers, this gate drivers has first, second, and the 3rd output enable (OE) incoming line with open beginning horizontal pulse (STH) incoming line, and receive coherent signal via described incoming line, the output enable of being imported (OE) signal of described gate drivers is to control in this way, so that produce two groups of synchronous control potential pulses in the output of described gate drivers, it is selected by following three groups of control potential pulses: (1) (G1, Gm), (2) (Gm+1, G2m), (3) (G2m+1, G3m), and with selected and be combined into two groups controls of the configuration potential pulses (1 of these three groups control potential pulses, 3), or (1,2), or (2,3) with the cycle alternation pattern via its pairing first, the second or the 3rd input control line is supplied to the grid of these transistors Q1.
And control and the drive voltage pulses VLC that produces can drive pixel produces two synchronous scanning lines of the 2m bar sweep trace of being separated by with the cycle alternation pattern simultaneously since the 1st with 2m+1 bar line on display screen via it, with show image.
Driving method
Below be the driving method of the LCD acceleration drive unit of the 4th embodiment according to the present invention, it may further comprise the steps:
To have recurrent pulse waveform data signal D1 the source electrode of this transistor Q1 will be provided;
OE and STH control signal first, second and the 3rd output enable (OE) incoming line to this gate drivers is provided and opens beginning horizontal pulse (STH) incoming line, and receive coherent signal via described incoming line.The output enable of being imported (OE) signal of described gate drivers is to control in this way, so that produce two groups of synchronous control potential pulses at the output terminal of described gate drivers, it is selected by following three groups of control potential pulses: (1) (G1, Gm), (2) (Gm+1, G2m), (3) (G2m+1, G3m), and with selected and be combined into two groups controls of the configuration potential pulses (1 of these three groups control potential pulses, 3), (1,2), (2,3) with the cycle alternation pattern via its correspondence first, the second or the 3rd input control line is supplied to the grid of these transistors Q1.It is characterized by
When being triggered by these two groups of synchronous control signals (1,3) or (1,2) or (2,3), this circuit is with this data-signal this outputting drive voltage line of feeding; And
To export to these pixels by this outputting drive voltage that above step produced, can be on display screen produce two synchronous scanning lines of the 2m bar sweep trace of being separated by simultaneously with the cycle alternation pattern, with show image since the 1st with 2m+1 bar line.
Wave form analysis
Please refer to Figure 11 a to 11e now, with the liquid crystal that describes this 4th embodiment Figure 10 a, b in detail according to the present invention quicken control potential pulse (G1, Gm) that drive unit was produced, (Gm+1, G2m), (G2m+1, G3m), and the waveform of drive voltage pulses D1, VLC between relation.
Owing to all use alternating current AC as driving voltage usually, therefore, in its control and driving process, have the phenomenon that positive negative (phase) alternately occurs to liquid crystal; (waveform that is drive voltage pulses D1, D1 ' and VLC has the positive and negative phenomenon that alternates and occur with respect to reference voltage VCOM).
Described waveform is for example with the following methods, repeat according to the circulation of the time sequencing of time point A1 to A6: the drive voltage pulses D1 value before the time point A1 in N-1 picture is V0 ' (code 32), and the value V2 ' of drive voltage pulses VLC (code 32) is a negative polarity; And begin to enter N picture at time point A1, this moment, drive voltage pulses D1 value rose to V1 (code 200), because the effect of control potential pulse G1, thereby make this liquid crystal quicken that outputting drive voltage pulse VLC value that drive unit produced also rises to V1 (code 200) and be positive polarity, and be retained to till the time point A2 always.Time proceeds to time point A2 then, this moment, drive voltage pulses D1 value dropped to V2 (code 120), because the effect of control potential pulse G1, cause drive voltage pulses VLC value to drop to V2 (code 120) and still be positive polarity from V1 (code 200) in moment, its value is retained to till the time point A3 always.Time proceeds to time point A3 then, begin to enter N+1 picture, this moment, drive voltage pulses D1 value dropped to V2 ' (code 120), because the effect of control potential pulse G1, this makes drive voltage pulses VLC value also drop to V2 ' (code 120) and be negative polarity in moment, is retained to till the time point A4 always.Proceed to time point A4 then, at this moment, drive voltage pulses D1 value still is V2 ' (code 120), because the effect of control potential pulse G1, this causes drive voltage pulses VLC value still to remain on accurate V2 ' (code 120), original position till time point A5.Then, time proceeds to time point A5, begin to enter N+2 picture, this moment, drive voltage pulses D1 value rose to V2 (code 120), because the effect of control potential pulse G1, this causes drive voltage pulses VLC value to rise to V2 (code 120) and be positive polarity in moment, is retained to till the time point A6 always.
The variation of control potential pulse G1, Gm+1, G2m+1 drive voltage pulses D1 and the VLC of all the other each time points all can be derived easily according to above explanation and be learnt behind the time point A6.
The image time when implement to quicken driving of curve a shown in Figure 11 a is the liquid crystal optical response family curve under the situation of 5ms; Curve b is for implement quickening the liquid crystal optical response family curve under the situation that the driving voltage image time is 16ms; And curve c is the liquid crystal optical response family curve of not implementing under the acceleration driving situation.
In a word, the purpose of present embodiment is to launch two synchronous scanning lines on display screen, it is as shown in Figure 11 b, c, the d, G1, Gm+1, G2m+1 are the locking control voltage pulse, the drive voltage pulses that is produced via its control produces two groups of sweep traces on display screen, it carries out synchronous scanning with the interval of 2m bar sweep trace each other.
Therefore, design according to present embodiment, G2m+1 and G1 are the locking control voltage pulse, and by G2m+1 control sweep trace that is produced and the sweep trace that is produced by G1 control interval 2m bar sweep trace on screen, these two groups of sweep traces scan with the method for synchronization on screen; Promptly the 1st line from the screen and 2m+1 bar line begin scanning.Relation between the waveform of this control potential pulse G2m+1 and drive voltage pulses D1, VLC, and control between the waveform of potential pulse G1 and drive voltage pulses D1, VLC relation (promptly, the above explanation of being done with reference to figure 11a to 11e) identical, therefore, no longer repeat in this.
The waveform of the drive voltage pulses VLC that the drive unit of liquid crystal acceleration shown in present embodiment is above is exported is for convenience of description with identical with embodiment 1 for the purpose of the understanding, to avoid causing too complicated elusive situation in declarative procedure; But can according to actual demand this Waveform Design be become to have the waveform of various variations by the deviser.
Embodiment 5
Below with reference to Figure 10 a, b and Figure 12 a to e the 5th embodiment of the present invention is described.The device of this 5th embodiment and the 4th embodiment discussed above all uses Figure 10 a, and b is with explanation, and its purpose is to show the device with identical, but can reach different imaging results with different control methods on display screen.
At first, please refer to Figure 10 a, its demonstration: the 5th embodiment is by the array of pixels that intersection point constituted of a plurality of gate lines and data line and the driving circuit that is made of plurality of data driver and a plurality of gate drivers according to the present invention.Figure 10 b quickens drive unit according to the LCD of present embodiment.Figure 10 b is for being masked as the amplification at 10b place among Figure 10 a.
Drive unit
By Figure 10 a, b as can be known, LCD acceleration drive unit comprises:
The first input control line G1; The second input control line Gm+1; The 3rd input control line G2m+1; One input data line D1; The first capacitor CS; The second capacitor CLC; And outputting drive voltage line; And
The first transistor Q1 comprises: a grid is connected to the first input control line G1 or the second input control line Gm+1 or the 3rd input control line G2m+1; , one source pole is connected to the first input data line D1, and a drain electrode is connected to outputting drive voltage line capacitor CS, the CLC in parallel with two;
Wherein this first capacitor and second capacitor respectively are respectively reservior capacitor and liquid crystal equivalent condenser and each ground connection, and this outputting drive voltage line is to be used for exporting this acceleration driving voltage these pixels of LCD panel to show image; It is characterized by
This input data line is connected to a data driver, this input control line is connected to gate drivers, this gate drivers has first, second, and the 3rd output enable (OE) incoming line with open beginning horizontal pulse (STH) incoming line, and receive coherent signal via described incoming line, the output enable that described gate drivers is imported (OE) signal is to control in this way, so that produce three groups of synchronous control potential pulses at the output terminal of described gate drivers, it is made of following three groups of control potential pulses: (1) (G1, Gm), (2) (Gm+1, G2m), (3) (G2m+1, G3m), these three groups control potential pulses (1,2,3) via its pairing first, the second or the 3rd input control line is supplied to the grid of these transistors Q1; When being triggered by these three groups of synchronous control signals (1,2,3), this circuit is with this data-signal this outputting drive voltage line of feeding; And
Control and the drive voltage pulses VLC that produces can drive pixel produces the m bar sweep trace of being separated by simultaneously on display screen three synchronous scanning lines via it, with show image.
Driving method
Below be the driving method of the LCD acceleration drive unit of the 5th embodiment according to the present invention, it may further comprise the steps:
To have recurrent pulse waveform data signal D1 the source electrode of this transistor Q1 will be provided;
Provide OE and STH control signal to first of this gate drivers, second, and the 3rd output enable (OE) incoming line with open beginning horizontal pulse (STH) incoming line, and receive coherent signal via described incoming line, the output enable of being imported (OE) signal of described gate drivers is to control in this way, so that produce three groups of synchronous control potential pulses at the output terminal of described gate drivers, it is made of following three groups of control potential pulses: (1) (G1, Gm), (2) (Gm+1, G2m), (3) (G2m+1, G3m), and these three groups control potential pulses (1,2,3) via its pairing first, the second or the 3rd input control line is supplied to the grid of these transistors Q1.It is characterized by
When being triggered by these three groups of synchronous control signals (1,2,3), this circuit is with this data-signal this outputting drive voltage line of feeding; And
To export to these pixels by this outputting drive voltage that above step produced, can on display screen, produce three synchronous scanning lines of the m bar sweep trace of being separated by simultaneously, with show image.
Wave form analysis
Please refer to Figure 12 a to 12e now, with describe in detail this according to liquid crystal of Figure 10 a, the b of the embodiment of the invention 4 quicken control potential pulse (G1, Gm) that drive unit was produced, (Gm+1, G2m), (G2m+1, G3m), and the waveform of drive voltage pulses D1, VLC between relation.
Owing to all use alternating current AC as driving voltage usually, therefore, in its control and driving process, have the phenomenon that positive negative (phase) alternately occurs to liquid crystal; (waveform that is drive voltage pulses D1, D1 ' and VLC has the positive and negative phenomenon that alternates and occur with respect to reference voltage VCOM).
Described waveform is for example with the following methods, repeat according to the time sequential loop of time point A1 to A6: the drive voltage pulses D1 value before the time point A1 in N-1 picture is V0 ' (code 32), and drive voltage pulses VLC value V2 ' (code 32) is a negative polarity; And begin to enter N picture at time point A1, this moment, drive voltage pulses D1 value rose to V1 (code 200), because the effect of control potential pulse G1, thereby make this liquid crystal quicken that outputting drive voltage pulse VLC value that drive unit produced also rises to V1 (code 200) and be positive polarity, and be retained to till the time point A2 always.Time proceeds to time point A2 then, this moment, drive voltage pulses D1 value dropped to V2 (code 120), because the effect of control potential pulse G1, cause drive voltage pulses VLC value to drop to V2 (code 120) and still be positive polarity from V1 (code 200) in moment, its value is retained to till the time point A3 always.Time proceeds to time point A3 then, begin to enter N+1 picture, this moment, drive voltage pulses D1 value dropped to V2 ' (code 120), because the effect of control potential pulse G1, this makes drive voltage pulses VLC value also drop to V2 ' (code 120) and be negative polarity in moment, is retained to till the time point A4 always.Proceed to time point A4 then, at this moment, drive voltage pulses D1 value still is V2 ' (code 120), because the effect of control potential pulse G1, this causes drive voltage pulses VLC value still to remain on accurate V2 ' (code 120), original position till time point A5.Then, time proceeds to time point A5, begin to enter N+2 picture, this moment, drive voltage pulses D1 value rose to V2 (code 120), because the effect of control potential pulse G1, this causes drive voltage pulses VLC value to rise to V2 (code 120) and be positive polarity in moment, is retained to till the time point A6 always.
The variation of control potential pulse G1, Gm+1, G2m+1 drive voltage pulses D1 and the VLC of all the other each time points all can be derived easily and learns according to above explanation behind the time point A6.
The image time when implement to quicken driving of curve a shown in Figure 12 a is the liquid crystal optical response family curve under the situation of 5ms; Curve b is for implement quickening the liquid crystal optical response family curve under the situation that the driving voltage image time is 16ms; And curve c is the liquid crystal optical response family curve of not implementing under the acceleration driving situation.
In a word, the purpose of present embodiment is to launch three synchronous scanning lines on display screen, it is as shown in Figure 12 b, c, the d, G1, Gm+1, G2m+1 are the locking control voltage pulse, the drive voltage pulses that is produced via its control produces three groups of sweep traces on display screen, it carries out synchronous scanning with the interval of m bar sweep trace each other.
Therefore, design according to present embodiment, Gm+1 and G1 are synchronous control potential pulse, and by Gm+1 control sweep trace that is produced and the sweep trace that is produced by G1 control interval m bar sweep trace on screen, these two groups of sweep traces scan with the method for synchronization on screen; Promptly the 1st line from the screen and m bar line begin scanning.Relation between the waveform of this control potential pulse Gm+1 and drive voltage pulses D1, VLC, and control between the waveform of potential pulse G1 and drive voltage pulses D1, VLC relation (promptly, the above explanation of being done with reference to figure 12a to 12e) identical, therefore, no longer repeat in this.
With the above-mentioned while, each the corresponding drive voltage pulses that is produced by control potential pulse (Gm+1, G2m), (G2m+1, G3m) so that the sweep trace that is produced on the screen in a synchronous manner respectively m+1, the 2m+1 bar sweep trace from the screen begin downward scanning (be that present embodiment produces three groups of sweep traces at display screen, its respectively since the 1st, m+1,2m+1 bar sweep trace carry out synchronous scanning and the repetition that circulates downwards); It respectively controls potential pulse (Gm+1, G2m), (G2m+1, G3m) respectively and the relation between the waveform of drive voltage pulses D1, VLC, and the relation between the waveform of above-mentioned control potential pulse (G1, Gm) and drive voltage pulses D1, VLC (promptly, the above explanation of being done with reference to figure 12a to 12e) identical, therefore, no longer repeat at this.
The waveform of the drive voltage pulses VLC that the drive unit of liquid crystal acceleration shown in present embodiment is above is exported is for convenience of description with identical with embodiment 1 for the purpose of the understanding, to avoid causing too complicated elusive situation in declarative procedure; But can according to actual demand this Waveform Design be become to have the waveform of various variations by the deviser.
By device, method and the wave form analysis of above detailed description five embodiment of the present invention as can be known, method and apparatus of the present invention can provide design and the elasticity of making.Especially for example: the time interval n between first and second input control voltage pulse (G1, G1 ') in above-mentioned first and second embodiment is adjustable; And the 4th and the 5th between among the embodiment two groups or the three groups of synchronous scanning lines number of scanning lines m at interval also be adjustable.The elasticity of this kind design makes the deviser of LCD to adjust its design according to the different optical response characteristic of various different liquid crystal materials, make it quicken the made LCD optimization of Driving technique, be able to realistic demand with this kind liquid crystal of the present invention.The above advantage of the present invention is that existing related known technology lacked.
In sum, LCD of the present invention is quickened method of driving and can be improved really and the restriction and the shortcoming that overcome known liquid crystal display acceleration Driving technique with device, and can quicken the optic response speed of liquid crystal, significantly promote the dynamic display of functional of LCD picture.Therefore, LCD of the present invention is quickened method of driving and the real known technology that is better than of device.Value on the true tool industry of the present invention has novelty and progressive, meets patent requirement.
The above only is preferred embodiment of the present invention, and its purpose only is used to illustrate but not is used to limit the content of the present invention and claim; And can do various corrections and variation following of the prerequisite of spirit that does not depart from the present invention and appended claim and scope by haveing the knack of this technology personage.

Claims (6)

1. the device of a speedup driving liquid crystal display device is characterized in that, comprising:
First input control line; Second input control line; First input data line; Second input data line; First capacitor; Second capacitor; The outputting drive voltage line;
The first transistor comprises: first grid is connected to first input control line, first source electrode is connected to first input data line, and first drain electrode is connected to the drain electrode of outputting drive voltage line and first capacitor and transistor seconds; And
Transistor seconds comprises: second grid is connected to second input control line, second source electrode is connected to second input data line, and second drain electrode is connected to drain electrode and second capacitor and the outputting drive voltage line of this first transistor;
Wherein this first capacitor and second capacitor are respectively reservior capacitor and liquid crystal equivalent condenser and ground connection separately, and this outputting drive voltage line is to be used for exporting this acceleration driving voltage to the LCD panel pixels;
It is characterized by
Described first and second input control line is connected to a gate drivers, and described first and second input data line is connected to a data driver; And
Mistiming between the recurrent pulse waveform of second control signal that first control signal of this first input control line input and this second input control line are imported is the mistiming between the n bar sweep trace of n pulse, and is adjustable.
2. the method for a speedup driving liquid crystal display device is characterized in that, may further comprise the steps:
One circuit is provided, and it has: first input control line, second input control line, first input data line, second input data line, the first transistor, transistor seconds, first capacitor, second capacitor and outputting drive voltage line;
First control signal that will have the recurrent pulse waveform provides the grid of this first transistor;
Second control signal that will have the recurrent pulse waveform provides the grid of this transistor seconds, and this second control signal is identical with first control signal except phase delay;
Provide the source electrode of this first transistor with first data-signal, when being triggered by this first control signal, this circuit is with this first data-signal this outputting drive voltage line of feeding;
Provide the source electrode of this transistor seconds with second data-signal, when being triggered by this second control signal, this circuit is with this second data-signal this outputting drive voltage line of feeding; And
To export to pixel by this outputting drive voltage that above step produced, with show image.
3. method according to claim 2 is characterized in that, wherein
Use alternating current (AC) as control voltage and driving voltage, thereby described voltage has the phenomenon that positive negative (phase) alternately occurs in its controlling and driving process, process that it carries out such as following mode, repeats according to the time sequencing circulation of time point A1 to A6:
(a) the drive voltage pulses D in N-1 the picture before time point A1 1 'Value V 0', and drive voltage pulses V LCValue V 0', also be negative polarity;
(b) at time point A 1Begin to enter N picture, at this moment drive voltage pulses D 1Value rises to V 1, because control potential pulse G 1Effect make this liquid crystal quicken the outputting drive voltage pulse V that drive unit produced LCValue also rise to V 1And be positive polarity, be retained to time point A always 2Till;
(c) time proceeds to time point A then 2, this moment drive voltage pulses D 1' value is for V 2, because control potential pulse G 1' effect, drive voltage pulses V LCValue drops to V in moment 2(V 2<V1) be positive polarity, its value is retained to time point A always 3Till;
(d) time proceeds to time point A then 3Begin to enter N+1 picture, at this moment drive voltage pulses D 1Value drops to V 2', because control potential pulse G 1Effect, drive voltage pulses V LCValue also drops to V in moment 2' and be negative polarity, be retained to time point A always 4Till;
(e) proceed to time point A then 4, this moment drive voltage pulses D 1 'Value is V 2', because control potential pulse G 1 'Effect, make drive voltage pulses V LCValue still remains on the original accurate V in position 2' one is until time point A 5Till; And
(f) proceed to time point A then 5, begin to enter N+2 picture, at this moment drive voltage pulses D 1Value rises to V 2, because control potential pulse G 1Effect, make drive voltage pulses V LCValue is at the moment V that rises 2To one until time point A 6Till.
4. the device of a speedup driving liquid crystal display device is characterized in that, comprising:
First input control line; Second input control line; First input data line; Second input data line; The 3rd input data line; The 4th input data line; The 5th input data line; First capacitor; Second capacitor; The 3rd transistor; The 4th transistor: and the outputting drive voltage line;
The first transistor comprises: first grid is connected to first input control line, first source electrode is connected to first input data line, and first drain electrode is connected to the drain electrode of outputting drive voltage line and first capacitor and transistor seconds; And
Transistor seconds comprises: second grid is connected to second input control line, second source electrode is connected to second input data line, and second drain electrode is connected to drain electrode and second capacitor and the outputting drive voltage line of this first transistor;
Wherein this first capacitor and second capacitor respectively are respectively reservior capacitor and liquid crystal equivalent condenser and ground connection separately, and this outputting drive voltage line is to be used for exporting this acceleration driving voltage to the LCD panel pixels and show image;
It is characterized by,
Described first and second input control line is connected to a gate drivers, and described first and second input data line respectively is connected to the 3rd and the 4th transistor drain in parallel respectively, the the 3rd and the 4th transistorized source electrode of this parallel connection is connected to a data driver, and its grid respectively is connected to the 3rd and the 4th input data line; And
Mistiming between the recurrent pulse waveform of second control signal that first control signal of this first input control line input and this second input control line are imported is the mistiming between the n bar sweep trace of n pulse, and is adjustable.
5. the method for a speedup driving liquid crystal display device is characterized in that, may further comprise the steps:
One circuit is provided, and it has: first input control line, second input control line, first input data line, second input data line, the 3rd input data line, the 4th input data line, the 5th input data line, the first transistor, transistor seconds, the 3rd transistor, the 4th transistor, first capacitor, second capacitor and outputting drive voltage line;
First control signal that will have the recurrent pulse waveform provides this first transistor grid;
Second control signal that will have the recurrent pulse waveform provides this transistor seconds grid, and this second control signal is identical with first control signal except phase delay;
The 5th data-signal is provided the 3rd transistor AND gate the 4th transistorized source electrode of this parallel connection;
Provide the 3rd transistor gate with the 3rd data-signal, and the potential pulse that is produced with its drain electrode offers the source electrode of this first transistor as first data-signal, when this first transistor was triggered by this first control signal, this circuit was with this first data-signal this outputting drive voltage line of feeding;
Provide the 4th transistor gate with the 4th data-signal, and the voltage pulse signal that is produced with its drain electrode offers the source electrode of this transistor seconds as second data-signal, when this transistor seconds was triggered by this second control signal, this circuit was with second data-signal this outputting drive voltage line of feeding; And
To export to pixel by this outputting drive voltage that above step produced, with show image.
6. method according to claim 5 is characterized in that, wherein
Use alternating current (AC) as control voltage and driving voltage, thereby described voltage has the phenomenon that positive negative (phase) alternately occurs in its controlling and driving process, process that it carries out such as following mode, repeats according to the time sequential loop of time point A1 to A6:
(a) at time point A 1Drive voltage pulses D in N-1 the picture before 1 'Value is V 0', and drive voltage pulses V LCValue V 0' be negative polarity;
(b) at time point A 1Begin to enter N picture, at this moment drive voltage pulses D 1Value rises to V 1, because control potential pulse G 1Effect make this liquid crystal quicken the outputting drive voltage pulse V that drive unit produced LCValue also rises to V 1And be positive polarity, be retained to time point A always 2Till;
(c) time proceeds to time point A then 2, this moment drive voltage pulses D 1' value is for V 2, because control potential pulse G 1' effect, drive voltage pulses V LCValue drops to V in moment 2(V 2<V 1) and still be positive polarity, its value is retained to time point A always 3Till;
(d) time proceeds to time point A then 3, begin to enter N+1 picture, at this moment drive voltage pulses D 1Value drops to V 2', because control potential pulse G 1Effect, drive voltage pulses V LCValue also drops to V in moment 2' and be negative polarity, be retained to time point A always 4Till;
(e) proceed to time point A then 4, this moment drive voltage pulses D 1 'Value V 2' be negative polarity, because control potential pulse G 1 'Effect, make drive voltage pulses V LCValue still remains on the original accurate V in position 2' one is until time point A 5Till; And
(f) proceed to time point A then 5, this moment drive voltage pulses D 1Value rises to V 2, because control potential pulse G 1Effect, make drive voltage pulses V LCValue is at the moment V that rises 2To one until time point A 6Till.
CNA2008100094200A 2004-06-23 2004-06-23 Apparatus and method for speedup driving liquid crystal display device Pending CN101231837A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNA2008100094200A CN101231837A (en) 2004-06-23 2004-06-23 Apparatus and method for speedup driving liquid crystal display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNA2008100094200A CN101231837A (en) 2004-06-23 2004-06-23 Apparatus and method for speedup driving liquid crystal display device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CNB2004100496889A Division CN100380434C (en) 2004-06-23 2004-06-23 Accelerated driving method of liquid-crystal displaying device

Publications (1)

Publication Number Publication Date
CN101231837A true CN101231837A (en) 2008-07-30

Family

ID=39898250

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA2008100094200A Pending CN101231837A (en) 2004-06-23 2004-06-23 Apparatus and method for speedup driving liquid crystal display device

Country Status (1)

Country Link
CN (1) CN101231837A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013185425A1 (en) * 2012-06-13 2013-12-19 京东方科技集团有限公司 Pixel structure, display device and over-driving method
CN105717677A (en) * 2016-04-27 2016-06-29 Tcl显示科技(惠州)有限公司 Method for shortening IPS (in-plane switching) screen flicker and equipment with IPS screen

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013185425A1 (en) * 2012-06-13 2013-12-19 京东方科技集团有限公司 Pixel structure, display device and over-driving method
CN105717677A (en) * 2016-04-27 2016-06-29 Tcl显示科技(惠州)有限公司 Method for shortening IPS (in-plane switching) screen flicker and equipment with IPS screen
CN105717677B (en) * 2016-04-27 2019-11-05 华显光电技术(惠州)有限公司 Shorten the method for IPS screen flicker and the equipment with IPS screen

Similar Documents

Publication Publication Date Title
CN1806274B (en) Driving method of display device having main display and sub display
CN101751885B (en) Liquid crystal display device and its driving method
CN101246676B (en) Liquid crystal display
US20070152951A1 (en) Liquid crystal display device and driving method thereof
US20050162416A1 (en) Method of display by sub-frame driving
CN112530351B (en) Display panel driving method, display panel and display device
JP2002196731A (en) Liquid crystal display device having multi-frame inversion function, and device and method for driving the same
KR20080054190A (en) Display apparatus and method of driving the same
CN101562000A (en) A liquid crystal display
CN101512627A (en) Liuid crystal display device and its driving method
US20090231365A1 (en) Liquid crystal display driving device and driving method
CN100557682C (en) Be used to drive the apparatus and method of liquid crystal display device
CN101281716A (en) Display device
US7768577B2 (en) Gamma correction device, gamma correction method thereof, and liquid crystal display device using the same
TWI227801B (en) Method and device of a liquid crystal display overdrive
CN100363962C (en) Method for driving electrooptics apparatus, driving circuit, electrooptics apparatus and electronic equipment
US9697785B2 (en) Display device
KR100612304B1 (en) FS-LCD and Driving method threrof
CN100380434C (en) Accelerated driving method of liquid-crystal displaying device
KR101264697B1 (en) Apparatus and method for driving liquid crystal display device
CN101231837A (en) Apparatus and method for speedup driving liquid crystal display device
KR20010036308A (en) Liquid Crystal Display apparatus having a hetro inversion method and driving method for performing thereof
CN100489948C (en) Method and device for removing image fuzzy blur between frames
US7324933B2 (en) Method and device for simulating an impulse-type CRT display
CN100462781C (en) Method and device for pulsed image of analog CRT

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Open date: 20080730