CN101231589B - 用于原位开发嵌入式软件的***和方法 - Google Patents
用于原位开发嵌入式软件的***和方法 Download PDFInfo
- Publication number
- CN101231589B CN101231589B CN2008100088197A CN200810008819A CN101231589B CN 101231589 B CN101231589 B CN 101231589B CN 2008100088197 A CN2008100088197 A CN 2008100088197A CN 200810008819 A CN200810008819 A CN 200810008819A CN 101231589 B CN101231589 B CN 101231589B
- Authority
- CN
- China
- Prior art keywords
- model
- code
- new peripheral
- new
- hardware
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/327—Logic synthesis; Behaviour synthesis, e.g. mapping logic, HDL to netlist, high-level language to RTL or netlist
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
Abstract
Description
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/626,967 US8234624B2 (en) | 2007-01-25 | 2007-01-25 | System and method for developing embedded software in-situ |
US11/626,967 | 2007-01-25 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101231589A CN101231589A (zh) | 2008-07-30 |
CN101231589B true CN101231589B (zh) | 2010-11-10 |
Family
ID=39669403
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2008100088197A Expired - Fee Related CN101231589B (zh) | 2007-01-25 | 2008-01-24 | 用于原位开发嵌入式软件的***和方法 |
Country Status (2)
Country | Link |
---|---|
US (1) | US8234624B2 (zh) |
CN (1) | CN101231589B (zh) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4888272B2 (ja) * | 2007-07-30 | 2012-02-29 | 富士通セミコンダクター株式会社 | ソフトウェアのシミュレーション方法、ソフトウェアのシミュレーションのためのプログラム、及びソフトウェアのシミュレーション装置 |
US8352231B2 (en) * | 2007-08-30 | 2013-01-08 | International Business Machines Corporation | System for performing a co-simulation and/or emulation of hardware and software |
US8265918B1 (en) * | 2009-10-15 | 2012-09-11 | Xilinx, Inc. | Simulation and emulation of a circuit design |
KR20110097447A (ko) * | 2010-02-25 | 2011-08-31 | 삼성전자주식회사 | 인터럽트 프록시 기능을 구비한 시스템 온 칩 및 그에 따른 인터럽트 프록시 처리방법 |
US9015649B2 (en) | 2010-07-19 | 2015-04-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and apparatus for electronic system model generation |
KR101444408B1 (ko) | 2010-11-16 | 2014-10-07 | 한국전자통신연구원 | 임베디드 소프트웨어 개발 환경 재구성 장치 및 방법 |
US8966478B2 (en) * | 2011-06-28 | 2015-02-24 | The Boeing Company | Methods and systems for executing software applications using hardware abstraction |
CN103258067B (zh) * | 2012-02-20 | 2016-05-25 | 京微雅格(北京)科技有限公司 | 一种可配置片上***中保持架构、软件及硬件一致性的方法 |
KR20140083530A (ko) * | 2012-12-26 | 2014-07-04 | 삼성전자주식회사 | 하드웨어를 디버깅하는 부트 쉘을 포함하는 시스템온칩 및 이의 구동 방법 |
CN103927219A (zh) * | 2014-05-04 | 2014-07-16 | 南京大学 | 可重构专用处理器核的周期精确的仿真模型及其硬件架构 |
US10409321B2 (en) | 2017-02-03 | 2019-09-10 | Raytheon Company | Simulation system with clock and messaging synchronization |
CN112329369B (zh) * | 2020-11-09 | 2024-04-12 | 安徽芯纪元科技有限公司 | 一种在芯片仿真模型上进行软件调试的方法 |
CN114401306B (zh) * | 2022-01-14 | 2024-03-12 | 中航机载***共性技术有限公司 | 一种异地协同嵌入式开发***及方法 |
Family Cites Families (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4306286A (en) | 1979-06-29 | 1981-12-15 | International Business Machines Corporation | Logic simulation machine |
US4527249A (en) | 1982-10-22 | 1985-07-02 | Control Data Corporation | Simulator system for logic design validation |
US4862347A (en) | 1986-04-22 | 1989-08-29 | International Business Machine Corporation | System for simulating memory arrays in a logic simulation machine |
US5081608A (en) | 1988-04-18 | 1992-01-14 | Matsushita Electric Industrial Co., Ltd. | Apparatus for processing record-structured data by inserting replacement data of arbitrary length into selected data fields |
US4985860A (en) | 1989-06-21 | 1991-01-15 | Martin Vlach | Mixed-mode-simulator interface |
US5247651A (en) | 1990-04-17 | 1993-09-21 | At&T Bell Laboratories | Interactive computer program specification and simulation system |
FR2691817B1 (fr) * | 1992-05-27 | 1997-01-31 | Sgs Thomson Microelectronics | Procede et carte electronique pour le developpement d'un circuit integre. |
US6179488B1 (en) * | 1994-03-23 | 2001-01-30 | Synopsys, Inc. | Software execution systems |
US5673418A (en) | 1994-10-07 | 1997-09-30 | Bull Hn Information Systems Inc. | Method and apparatus for emulating the operations of an emulated system terminal driver on a host system |
US5870588A (en) * | 1995-10-23 | 1999-02-09 | Interuniversitair Micro-Elektronica Centrum(Imec Vzw) | Design environment and a design method for hardware/software co-design |
EP0859327B1 (en) * | 1997-02-14 | 2009-07-15 | Canon Kabushiki Kaisha | Data transmission apparatus, system and method, and image processing apparatus |
US5943490A (en) | 1997-05-30 | 1999-08-24 | Quickturn Design Systems, Inc. | Distributed logic analyzer for use in a hardware logic emulation system |
GB2319100B (en) | 1997-11-15 | 1998-09-16 | Ibm | Hardware simulator for a transaction processing system |
JPH11237980A (ja) * | 1998-02-20 | 1999-08-31 | Hitachi Ltd | オブジェクト指向最適化コード生成装置及び方法 |
US6052524A (en) | 1998-05-14 | 2000-04-18 | Software Development Systems, Inc. | System and method for simulation of integrated hardware and software components |
GB2338573B (en) * | 1998-06-15 | 2002-11-06 | Advanced Risc Mach Ltd | Modeling integrated circuits |
US6466898B1 (en) | 1999-01-12 | 2002-10-15 | Terence Chan | Multithreaded, mixed hardware description languages logic simulation on engineering workstations |
US6671857B1 (en) * | 1999-08-18 | 2003-12-30 | Matsushita Electric Industrial Co., Ltd. | Method of designing integrated circuit device using common parameter at different design levels, and database thereof |
US7047176B2 (en) * | 2000-05-05 | 2006-05-16 | Fujitsu Limited | Method and system for hardware simulation |
US7159223B1 (en) * | 2000-05-12 | 2007-01-02 | Zw Company, Llc | Methods and systems for applications to interact with hardware |
GB2368669B (en) * | 2000-10-31 | 2005-06-22 | Advanced Risc Mach Ltd | Integrated circuit configuration |
JP3907398B2 (ja) * | 2000-11-16 | 2007-04-18 | 松下電器産業株式会社 | 半導体集積回路装置の設計方法 |
US6691301B2 (en) * | 2001-01-29 | 2004-02-10 | Celoxica Ltd. | System, method and article of manufacture for signal constructs in a programming language capable of programming hardware architectures |
US6792580B2 (en) * | 2001-01-31 | 2004-09-14 | Kabushiki Kaisha Toshiba | Method and computer program product for software/hardware language model conversion |
JP2002230065A (ja) * | 2001-02-02 | 2002-08-16 | Toshiba Corp | システムlsi開発装置およびシステムlsi開発方法 |
US7353156B2 (en) * | 2002-02-01 | 2008-04-01 | International Business Machines Corporation | Method of switching external models in an automated system-on-chip integrated circuit design verification system |
US7165824B2 (en) * | 2002-12-02 | 2007-01-23 | Silverbrook Research Pty Ltd | Dead nozzle compensation |
US7051299B2 (en) * | 2003-07-31 | 2006-05-23 | International Business Machines Corporation | Method for generating reusable behavioral code |
WO2005088483A1 (ja) * | 2004-03-10 | 2005-09-22 | Fujitsu Limited | 電子パッケージ信頼性予測装置および電子パッケージ信頼性予測プログラム |
US7584465B1 (en) * | 2004-09-20 | 2009-09-01 | The Mathworks, Inc. | Memory mapping for single and multi-processing implementations of code generated from a block diagram model |
US7424687B2 (en) * | 2005-11-16 | 2008-09-09 | Lsi Corporation | Method and apparatus for mapping design memories to integrated circuit layout |
-
2007
- 2007-01-25 US US11/626,967 patent/US8234624B2/en active Active
-
2008
- 2008-01-24 CN CN2008100088197A patent/CN101231589B/zh not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN101231589A (zh) | 2008-07-30 |
US8234624B2 (en) | 2012-07-31 |
US20080184193A1 (en) | 2008-07-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101231589B (zh) | 用于原位开发嵌入式软件的***和方法 | |
CN107436762B (zh) | 一种寄存器代码文件生成方法、装置和电子设备 | |
Rowson et al. | Interface-based design | |
Dumas II | Computer architecture: Fundamentals and principles of computer design | |
CN102782651B (zh) | 硬件设计的混合式并发及串行逻辑仿真 | |
EP1966730A2 (en) | System and method for generating a plurality of models at different levels of abstraction from a single master model | |
US11366948B2 (en) | Machine-learning enhanced compiler | |
US7437282B2 (en) | Method and apparatus to provide alternative stimulus to signals internal to a model actively running on a logic simulation hardware emulator | |
US20230120227A1 (en) | Method and apparatus having a scalable architecture for neural networks | |
Flake et al. | Verilog HDL and its ancestors and descendants | |
JP2008140405A (ja) | 電子回路と制御プログラムとのコバリデーション方法 | |
CN107688704A (zh) | 基于Petri网模型的ASIP行为逻辑综合方法 | |
Pohl et al. | vMAGIC—automatic code generation for VHDL | |
US10430215B1 (en) | Method and system to transfer data between hardware emulator and host workstation | |
US20200371843A1 (en) | Framework for application driven exploration and optimization of hardware engines | |
Bunker et al. | Formal hardware specification languages for protocol compliance verification | |
US8886512B2 (en) | Simulation apparatus, computer-readable recording medium, and method | |
Biancolin et al. | Accessible, FPGA resource-optimized simulation of multiclock systems in firesim | |
TWI427496B (zh) | 製造積體電路的模型的方法和系統 | |
Lantreibecq et al. | Model checking and co-simulation of a dynamic task dispatcher circuit using CADP | |
Fummi et al. | SystemC co-simulation for core-based embedded systems | |
US20230114858A1 (en) | Circuit design simulation and clock event reduction | |
US20230267253A1 (en) | Automated synthesis of virtual system-on-chip environments | |
US7424703B1 (en) | Method and system for simulation of mixed-language circuit designs | |
Cadenas et al. | Experiences applying OVM 2.0 to an 8B/10B RTL design |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20171101 Address after: Grand Cayman, Cayman Islands Patentee after: GLOBALFOUNDRIES INC. Address before: American New York Patentee before: Core USA second LLC Effective date of registration: 20171101 Address after: American New York Patentee after: Core USA second LLC Address before: American New York Patentee before: International Business Machines Corp. |
|
TR01 | Transfer of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20101110 Termination date: 20190124 |
|
CF01 | Termination of patent right due to non-payment of annual fee |