CN101162439A - Method for realizing hardware register based on built-in applied system - Google Patents
Method for realizing hardware register based on built-in applied system Download PDFInfo
- Publication number
- CN101162439A CN101162439A CNA2006101496796A CN200610149679A CN101162439A CN 101162439 A CN101162439 A CN 101162439A CN A2006101496796 A CNA2006101496796 A CN A2006101496796A CN 200610149679 A CN200610149679 A CN 200610149679A CN 101162439 A CN101162439 A CN 101162439A
- Authority
- CN
- China
- Prior art keywords
- file
- hardware
- hardware register
- register
- type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Debugging And Monitoring (AREA)
Abstract
The present invention discloses a hardware register realizing method based on embedded application system, comprising the following steps that: hardware registers in different reading-writing characteristics are found, and the characteristics as well as the characteristic identifiers of the hardware registers are determined; a file is built, and the characteristic identifiers are added into the file; the addresses and the values of the hardware registers are added into the file as a record; an identifier used for distinguishing the operation function of the hardware registers from the file operation function is defined; the operation function of the file is realized. The present invention provides an ideal solution for debugging the development and the detachment of embedded software from embedded hardware. The present invention is simple and easy to be implemented, only has the least additional code insertion amount in application code, uses uniform interfaces, has very good reusability, can be used in different projects, and provides great convenience for the development and debugging of embedded software.
Description
Technical field
The present invention relates to the research and development field of built-in applied system, be specifically related to a kind of simulation hardware register and realize breaking away from the method that hardware platform is developed debugging embedded software in advance.
The present invention is applied in the R﹠D process of built-in applied system.
Background technology
In current IT wave, communication apparatus from common household electrical appliance to complexity and robot, increasing electric equipment is endowed increasing intelligence, is called as intelligence machine.In these intelligence machine the insides, a common thing is all arranged, be exactly embedded software.The existence of this embedded software just makes that just these machine intelligence degree are more and more higher.
The exploitation of embedded software is different from the exploitation of those pure softwares, as long as PC is arranged, just can finish whole performance history, in the embedded software process of these intelligence machines of exploitation, usually need the support on these machinery and equipment hardware, embedded software just can be finished whole exploitation and debug process like this.
Because embedded software needs the support of specific hardware, makes the performance history of embedded software be subjected to the restriction of hardware.After the embedded software coding is finished, need wait until after specific hardware is debugged correctly and just can debug the release time of the new product that extended like this.
In current keen competition, product release in evening just may mean failure.Therefore, the exploitation of embedded software and hardware development are parallel simultaneously to be carried out if can allow, it is the embedded software debugging of at first can under the environment of PC, going ahead of the rest, finish most debugging work, combining debugging work and will significantly reduce at later stage and hardware like this, can shorten the development time of total system, help the issue early of product.
But there is not effective method to address this problem at present.
Summary of the invention
In order to overcome problems of the prior art, the present invention proposes a kind of method, operation embedded device hardware register when having solved embedded software and moving in the PC environment.
The present invention uses file to replace specific hardware, is a record in the file the value of specific hardware register (use address designation) and register is abstract, with the operation registers characteristic these records is classified.Operation to hardware register just transfers this file of operation to like this.
The present invention specifically is achieved in that
A kind of method based on built-in applied system realization hardware register is characterized in that, comprises the steps:
The first step: seek the hardware register of different read write attributes, determine its characteristic and property identifier;
Second step: set up file, property identifier is joined in the file;
The 3rd step: the address of hardware register and value are joined in the file, as a record;
The 4th step: definition one is used to distinguish the identifier of hardware register handling function and file operation function;
The 5th step: the handling function of realizing file.
In the described first step, the read write attribute of hardware register comprises:
Connect the read-write type, read-write type is indirectly read back zero clearing type, writes back zero clearing type, writes transfevent, and type is write in association, writes the register position, other type that changes.
In described the 3rd step, the address of hardware register and value are joined the back of corresponding property identifier according to the mode of the address value of equaling, the front of next property identifier is placed in the file as a record.
The present invention debugs for the exploitation disengaging embedded hardware of embedded software a kind of desirable solution is provided.It is simple, has only minimum additional code insertion amount in application code; Use unified interface, have good reusability, can under different projects, use, for the exploitation of embedded software debugging provides a great convenience.
Description of drawings
Fig. 1 is the process flow diagram of the method for the invention;
Fig. 2 is a read register software processes process flow diagram of the present invention;
Fig. 3 is the register software processes process flow diagram of writing of the present invention.
Embodiment
Below in conjunction with accompanying drawing the method for the invention is described in detail.
Based on the hardware register emulation mode of file, its concrete steps are as follows as shown in Figure 1:
The first step: analyze hardware, find out the register type of different read write attributes and clearly describe out their characteristic and determine their property identifier;
Second step: create file and all property identifier are joined in the file;
The 3rd step: the value of the address of register and register is joined in the file back of the corresponding property identifier of this register manipulation characteristic, and the front of next property identifier is as a record;
The 4th step: sign of definition in embedded application software, distinguish embedded application software and operate in embedded hardware environment and the following register manipulation function that will call of simulated environment;
The 5th step: the software code of this file of compilation operation.
Below in conjunction with specific embodiment invention is described in detail.
This example uses ini file as simulation document, the operation code of using VC to write ini file, and the specific implementation step is as follows:
The first step: during the moving into of this example there be the register feature of hardware: a, direct read type (DIR_RW); B, read-write type indirectly (INDIR_RW); C reads back zero clearing type (RD﹠amp; CLR); D writes back zero clearing type (WR﹠amp; CLR); E writes transfevent (WR﹠amp; SHT); F, type (co_WR) is write in association; G writes the register position, other type (BIT_WR) that changes.
Second step: create ini file, and the property identifier that defines in the first step is joined in the file, each property identifier is as delegation;
The 3rd step: hardware register is joined the back of corresponding property identifier according to the mode of " address=value ", the front of next property identifier, every " address=value " accounts for delegation;
The 4th step: use " _ WIN32 " the grand identifier in the VC Integrated Development Environment as ini file handling function under register manipulation function and the simulated environment under the differentiation embedded hardware environment;
The 5th step: under the VC environment, write the handling function of realizing ini file.
A hardware ini simulation example by top step establishment, can under the PC environment, normally move, logic and most of function by the debugging embedded application software of read-write ini file, the exploitation and the debugging of embedded application software can be carried out synchronously with embedded hardware, thereby shortened the construction cycle of whole application system effectively.
Claims (3)
1. the method based on built-in applied system realization hardware register is characterized in that, comprises the steps:
The first step: seek the hardware register of different read write attributes, determine its characteristic and property identifier;
Second step: set up file, property identifier is joined in the file;
The 3rd step: the address of hardware register and value are joined in the file, as a record;
The 4th step: definition one is used to distinguish the identifier of hardware register handling function and file operation function;
The 5th step: the handling function of realizing file.
2. the method based on built-in applied system realization hardware register as claimed in claim 1 is characterized in that:
In the described first step, the read write attribute of hardware register comprises:
Connect the read-write type, read-write type is indirectly read back zero clearing type, writes back zero clearing type, writes transfevent, and type is write in association, writes the register position, other type that changes.
3. as the sharp 1 described method that requires, it is characterized in that based on built-in applied system realization hardware register:
In described the 3rd step, the address of hardware register and value are joined the back of corresponding property identifier according to the mode of the address value of equaling, the front of next property identifier is placed in the file as a record.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2006101496796A CN100485637C (en) | 2006-10-13 | 2006-10-13 | Method for realizing hardware register based on built-in applied system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2006101496796A CN100485637C (en) | 2006-10-13 | 2006-10-13 | Method for realizing hardware register based on built-in applied system |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101162439A true CN101162439A (en) | 2008-04-16 |
CN100485637C CN100485637C (en) | 2009-05-06 |
Family
ID=39297366
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2006101496796A Expired - Fee Related CN100485637C (en) | 2006-10-13 | 2006-10-13 | Method for realizing hardware register based on built-in applied system |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN100485637C (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101859242A (en) * | 2010-06-08 | 2010-10-13 | 广州市广晟微电子有限公司 | Register reading and writing method and device |
CN102081546A (en) * | 2009-11-30 | 2011-06-01 | 国际商业机器公司 | Memory optimization of virtual machine code by partitioning extraneous information |
CN109144849A (en) * | 2018-07-23 | 2019-01-04 | 武汉虹信通信技术有限责任公司 | A kind of embedded software adjusting, measuring method |
CN109358839A (en) * | 2017-12-29 | 2019-02-19 | 广州Tcl智能家居科技有限公司 | A kind of method and storage medium of embedded scm software development |
-
2006
- 2006-10-13 CN CNB2006101496796A patent/CN100485637C/en not_active Expired - Fee Related
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102081546A (en) * | 2009-11-30 | 2011-06-01 | 国际商业机器公司 | Memory optimization of virtual machine code by partitioning extraneous information |
CN102081546B (en) * | 2009-11-30 | 2013-12-18 | 国际商业机器公司 | Memory optimization of virtual machine code by partitioning extraneous information |
US8627303B2 (en) | 2009-11-30 | 2014-01-07 | International Business Machines Corporation | Memory optimization of virtual machine code by partitioning extraneous information |
CN101859242A (en) * | 2010-06-08 | 2010-10-13 | 广州市广晟微电子有限公司 | Register reading and writing method and device |
CN101859242B (en) * | 2010-06-08 | 2013-06-05 | 广州市广晟微电子有限公司 | Register reading and writing method and device |
CN109358839A (en) * | 2017-12-29 | 2019-02-19 | 广州Tcl智能家居科技有限公司 | A kind of method and storage medium of embedded scm software development |
CN109144849A (en) * | 2018-07-23 | 2019-01-04 | 武汉虹信通信技术有限责任公司 | A kind of embedded software adjusting, measuring method |
Also Published As
Publication number | Publication date |
---|---|
CN100485637C (en) | 2009-05-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7058855B2 (en) | Emulation interface system | |
US6678625B1 (en) | Method and apparatus for a multipurpose configurable bus independent simulation bus functional model | |
TWI410864B (en) | Controlling instruction execution in a processing environment | |
CN100422953C (en) | On-line debugging method for SoC system using HDL to expand serial port | |
CN101060372A (en) | A method and system for rapid creating the automation test script | |
US9811480B2 (en) | Universal serial bus emulation of peripheral devices | |
CN100461105C (en) | Update and repair method of intellectualized equipment and system thereof | |
US20080021693A1 (en) | Storage Device Simulator | |
CN102968377A (en) | Virtual machine technique based airborne software system testing general platform | |
JP2004227588A (en) | Sdio card development system | |
CN101458725B (en) | Microcontroller chip and debug method thereof | |
CN110197698B (en) | Method and device for automatically testing influence of different power states of SSD (solid State drive) | |
CN100485637C (en) | Method for realizing hardware register based on built-in applied system | |
CN102480467A (en) | SOC (System on a Chip) software and hardware collaborative simulation verification method based on network communication protocol | |
CN1650276B (en) | ATA/SATA combined controller | |
CN103853147B (en) | A kind of on-line debugging system of embedded system | |
CN100501683C (en) | Automatic identification method for flash memory type of product | |
CN102236618A (en) | Mass production method and system thereof for USB (universal serial bus) devices | |
US7131080B2 (en) | Simulation management system | |
CN102193860B (en) | Microcontroller online debugging circuit and method as well as microcontroller | |
CN100391290C (en) | Method of testing with integrated test tools | |
CN105446856A (en) | Electronic device interface detection method and apparatus | |
CN100498732C (en) | Universal serial bus device test system and its method | |
CN100357909C (en) | Simulator chip and simulating method thereof | |
CN100533401C (en) | Emulation and debug interfaces for testing an integrated circuit with an asynchronous microcontroller |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090506 Termination date: 20151013 |
|
EXPY | Termination of patent right or utility model |