CN101051628A - Micro link lug structure with stress buffer and its producing method - Google Patents
Micro link lug structure with stress buffer and its producing method Download PDFInfo
- Publication number
- CN101051628A CN101051628A CN 200610073138 CN200610073138A CN101051628A CN 101051628 A CN101051628 A CN 101051628A CN 200610073138 CN200610073138 CN 200610073138 CN 200610073138 A CN200610073138 A CN 200610073138A CN 101051628 A CN101051628 A CN 101051628A
- Authority
- CN
- China
- Prior art keywords
- face
- stress buffer
- tool stress
- supporter
- buffer according
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 38
- 230000000694 effects Effects 0.000 claims abstract description 7
- 238000004519 manufacturing process Methods 0.000 claims description 49
- 239000011469 building brick Substances 0.000 claims description 29
- 239000000758 substrate Substances 0.000 claims description 23
- 239000000463 material Substances 0.000 claims description 18
- 239000011248 coating agent Substances 0.000 claims description 15
- 238000000576 coating method Methods 0.000 claims description 15
- 239000002184 metal Substances 0.000 claims description 15
- 229910052751 metal Inorganic materials 0.000 claims description 15
- 239000007769 metal material Substances 0.000 claims description 15
- 239000004642 Polyimide Substances 0.000 claims description 11
- 229920001721 polyimide Polymers 0.000 claims description 11
- 238000009713 electroplating Methods 0.000 claims description 10
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 9
- 229910052802 copper Inorganic materials 0.000 claims description 8
- 239000010949 copper Substances 0.000 claims description 8
- 238000007747 plating Methods 0.000 claims description 4
- 238000005245 sintering Methods 0.000 claims description 4
- 238000010521 absorption reaction Methods 0.000 claims description 3
- 230000003139 buffering effect Effects 0.000 claims description 3
- 230000015572 biosynthetic process Effects 0.000 claims description 2
- 230000006835 compression Effects 0.000 claims description 2
- 238000007906 compression Methods 0.000 claims description 2
- 239000000956 alloy Substances 0.000 claims 2
- 229910045601 alloy Inorganic materials 0.000 claims 2
- 238000003825 pressing Methods 0.000 claims 2
- 230000035882 stress Effects 0.000 description 49
- 239000004020 conductor Substances 0.000 description 4
- 238000005538 encapsulation Methods 0.000 description 4
- 239000002131 composite material Substances 0.000 description 3
- 239000000047 product Substances 0.000 description 3
- 230000008646 thermal stress Effects 0.000 description 3
- 230000006378 damage Effects 0.000 description 2
- 239000003292 glue Substances 0.000 description 2
- 238000005457 optimization Methods 0.000 description 2
- 229910000679 solder Inorganic materials 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 239000011889 copper foil Substances 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 239000012467 final product Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 239000012528 membrane Substances 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000012797 qualification Methods 0.000 description 1
- 230000002787 reinforcement Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Wire Bonding (AREA)
Abstract
The lug structure includes following parts: a first top surface connected to one of base plate and electronic module; a second top surface connected to one of base plate and electronic module; a support body connected between the first top surface and the second top surface, and surface areas at two ends of the support body are not larger than surfaces of the first top surface and the second top surface; being setup outside the support body, the buffer layer provides functions for absorbing stress and buffered effect.
Description
Technical field
The present invention relates to a kind of micro link lug structure and manufacture method of tool stress buffer; relate in particular to a kind of problem that traditional high-order packaged chip can't bear vertical and lateral stress that solves; utilize a composite projection with stress buffer effect to carry out being connected between electronic building brick and circuit; this projection has to bear and disperses vertically and the function of lateral stress; can be in the manufacture process of encapsulation effectively protection electronic building brick and circuit, can reach the buffer structure of the simple and easy and high-reliability of manufacture process.
Background technology
Advancing by leaps and bounds of semiconductor industry, all electronic products all can be designed to gently, thin, short, little framework, because the IC assembly of electronic product all has high pin number in design, high transmission speed and multifunctional direction ... the characteristic that waits, for realizing above-mentioned purpose, the IC manufacture process all develops towards the following manufacture process of 90 nanometers, and use low-k (Low-K) material to carry out the making of the little binding of inner lead, therefore also producing on package fabrication process has technical bottleneck, for example: the selecting for use of IC material, package fabrication process is to the impact stress and the diastrophic variety of problems of chip body.
The envelope survey technology of present high-order, as: BGA, Fine Pitch, Flip-Chip, CSP... etc., after connected mode between its chip and the substrate is all and uses the Solder Bumps reflow, carry out the connection between the two again, but when carrying out in this way, chip must bear the thermal stress of suitable high temperature and impact, produced between chip and substrate vertically simultaneously and horizontal stress, therefore this chip may produce damage or structural destruction, influenced the reliability of chip after assembling, qualification rate when having reduced production, especially the chip in the following manufacturing of 90 nanometers all adopts the low-k material, thermal stress ability to bear for high temperature is not good, seems considerably important so utilize the encapsulation of low stress to engage manufacture process.
See also U.S. Pat 5783465 and disclose, it adds that for utilizing the projection reflow primer (Underfill) filling is to protect and reinforcement.Moreover, U.S. Pat 6818544 and US6555759 two patent cases are all utilizes composite projection (Compliant Bump) in conjunction with conductive particle glued membrane (Conductive Film), above-mentioned three United States Patent (USP)s all use glue materials such as primer and stick together, may because of when heating the primer coefficient of expansion differ, its reliability that thermal stress is born not is so high, must increase many extra manufacture processes simultaneously, can improve cost of manufacture simultaneously, so these three prior aries are quoted case as proof and are all had improved space.
Summary of the invention
Based on the defective that solves the above prior art; the present invention is the micro link lug structure and the manufacture method of tool stress buffer; its main purpose can't be born vertically and the problem of lateral stress for solving traditional high-order packaged chip; utilize a composite projection with stress buffer effect to carry out being connected between electronic building brick and circuit; this projection has to bear and disperses vertically and the function of lateral stress; can be in the manufacture process of encapsulation effectively protection electronic building brick and circuit, can reach the buffer structure of the simple and easy and high-reliability of manufacture process.
For realizing above-mentioned purpose, the micro link lug structure of tool stress buffer of the present invention, it includes:
One first end face, one of them is connected this first end face and substrate and electronic building brick;
One second end face, one of them is connected this second end face and substrate and electronic building brick;
One supporter is connected between first end face and second end face, and two end surface area of this supporter are not more than first end face and second end face; And
One resilient coating is arranged at the outside of supporter, so that the function of stress absorption and buffering to be provided.
The preferably, the syndeton of this first end face, second end face and supporter can provide to form between substrate and the electronic building brick to electrically connect.
The preferably, the supporter that is connected between this first end face and second end face is not limited to one, also can be two above supporters and forms syndeton.
Describe the present invention below in conjunction with the drawings and specific embodiments, but not as a limitation of the invention.
Description of drawings
Fig. 1 is the first enforcement structure chart of little binding projection of tool stress buffer of the present invention;
Fig. 2 is that little binding projection of tool stress buffer of the present invention is applied to the enforcement illustration between electronic building brick and the substrate;
Fig. 3 is the second enforcement structure chart of little binding projection of tool stress buffer of the present invention;
Fig. 4 is the 3rd enforcement structure chart of little binding projection of tool stress buffer of the present invention;
Fig. 5 is the 4th enforcement structure chart of little binding projection of tool stress buffer of the present invention;
Fig. 6 A is the first pass figure of the manufacturing of little binding projection of tool stress buffer of the present invention;
Fig. 6 B is second flow chart of the manufacturing of little binding projection of tool stress buffer of the present invention;
Fig. 6 C is the 3rd flow chart of the manufacturing of little binding projection of tool stress buffer of the present invention;
Fig. 6 D is the 4th flow chart of the manufacturing of little binding projection of tool stress buffer of the present invention;
Fig. 6 E is the 5th flow chart of the manufacturing of little binding projection of tool stress buffer of the present invention;
Fig. 6 F is the 6th flow chart of the manufacturing of little binding projection of tool stress buffer of the present invention;
Fig. 7 A is the first pass figure of another manufacturing of little binding projection of tool stress buffer of the present invention;
Fig. 7 B is second flow chart of another manufacturing of little binding projection of tool stress buffer of the present invention;
Fig. 7 C is the 3rd flow chart of another manufacturing of little binding projection of tool stress buffer of the present invention;
Fig. 7 D is the 4th flow chart of another manufacturing of little binding projection of tool stress buffer of the present invention.
Wherein, Reference numeral
11,21,31,41～the first end faces
12,22,32,42～the second end faces
13,23,33,43～supporter
14,24,34,44～resilient coating
15～electronic building brick
151～weld pad
152～conductor layer
16～substrate
161～weld pad
162～conductor layer
51～metal base
52～polyimides
53～light shield
54～etch-hole
55～columnar metal body
56～metal material layer
57～staking punch
61～fixed mould
62～capillary
621～open-work
63～the first end faces
64～supporter
65～the second end faces
Embodiment
See also shown in Figure 1, for first of little binding projection of tool stress buffer of the present invention is implemented structure chart, wherein this projection includes one first end face 11, one of them is connected this first end face 11 and substrate and electronic building brick, and wherein electronic building brick is made a general reference general chip (Chip) or other utilizes the integrated circuit (IC) of surface soldered technology (SMT).One second end face 12, one of them is connected this second end face 12 and substrate and electronic building brick, and this electronic building brick also refers to chip or integrated circuit certainly; One supporter 13 is connected between first end face 11 and second end face 12, and two end surface area of this supporter 13 are not more than first end face 11 and second end face 12, and present embodiment is a column.And the syndeton of this first end face 11, second end face 12 and supporter 13 can provide to form between substrate and the electronic building brick to electrically connect; One resilient coating 14, be arranged at the outside of supporter 13, so that the function of stress absorption and buffering to be provided, this resilient coating 14 is constituted by the macromolecular material of a low-k (Low-K), and the macromolecular material of this low-k is a polyimides (Polyimide, PI) constitute, and utilize the wherein a kind of mode that coats, fills to be arranged at the outside of supporter 13.
See also shown in Figure 2, for little binding projection of tool stress buffer of the present invention is applied to enforcement illustration between electronic building brick and the substrate, find out clearly that wherein projection cube structure of the present invention is arranged between electronic building brick 15 (present embodiment is a chip) and the substrate 16, it is provided with the position between electronic building brick weld pad 151 and substrate weld pad 161, and electronic building brick weld pad 151 is connected with its conductor layer 152; Relatively, substrate weld pad 161 also is connected with its conductor layer 162.And this projection and have electronic building brick 15 and substrate 16 between the function that electrically connects, have the effect of stress buffer by resilient coating on the projection, can effectively protect electronic building brick 15 and substrate 16 not to be subjected to laterally extraneous or longitudinal pulling force influences.
See also shown in Figure 3, for second of little binding projection of tool stress buffer of the present invention is implemented structure chart, the member that also includes first end face 21, second end face 22 and resilient coating 24, the difference of itself and framework that Fig. 1 discloses is that its supporter 23 is designed to spring body, therefore this spring body supporter 23 meet with stresses and coefficient of elasticity and Fig. 1 to disclose column supporter 13 identical anything but, can provide in the package fabrication process and go up different considerations with the base plate stress design, and make package fabrication process can obtain the optimization structure for electronic building brick.
See also shown in Figure 4; for the 3rd of little binding projection of tool stress buffer of the present invention is implemented structure chart; also include first end face 31; the member of second end face 32 and resilient coating 34; be that with the difference of framework that Fig. 1 discloses its supporter 33 is designed to three columns that diameter is less; certainly the skilled personnel are not subject to this; utilize the complex root column as supporter 33 structures; all in protection scope of the present invention; and should plural number column supporter 33 meet with stresses and coefficient of elasticity and Fig. 1 to disclose single column supporter 13 also inequality, the variation for electronic building brick and base plate stress design also is provided in the package fabrication process.
See also shown in Figure 5, for the 4th of little binding projection of tool stress buffer of the present invention is implemented structure chart, the member that also includes first end face 41, second end face 42 and resilient coating 44, the difference of itself and framework that Fig. 1 discloses is that its supporter 43 is designed to helicoid, therefore this helicoid supporter 43 meet with stresses and coefficient of elasticity and Fig. 1 to disclose column supporter 13 identical anything but, the variation that designs for electronic building brick and base plate stress also is provided in the package fabrication process.
See also shown in Fig. 6 A to Fig. 6 F, flow chart for the manufacturing of little binding projection of tool stress buffer of the present invention, it is with polyimides (Polyimide, PI) 52 utilize a pressure sintering (Lamination) to be arranged at a metal base (second end face) 51 tops, this metal base 51 is made of Copper Foil, and this polyimide 52 carries out etching program (Etching) in a suitable spacing, in plural light shield 53 not shelter to be formed with plural etch-hole 54, and should plural number etch-hole 54 and utilize plating mode (Electro-Plating) and with the metal material filling in etch-hole 54, to form a columnar metal body (supporter) 55, and form with the metal base 51 of bottom and to electrically connect, utilize (Over Electro-Plating) method of excessively electroplating again or make columnar metal body 55 and polyimide 52 tops form a planar metal material layer (first end face) 56 with pressure sintering in metal material, certain above-mentioned metal material 56, columnar metal body 55 or metal base 51 are all copper and constitute, therefore can make second end face, all can form electric connection between the supporter and first end face, last step is for utilizing a mechanical compression strength, and using a plurality of staking punch 57 that aforementioned formation structure is stamped into a plurality of little connection projections, this is little binding projection manufacture process of tool stress buffer proposed by the invention.
See also shown in Fig. 7 A to Fig. 7 D, flow chart for another manufacturing of little binding projection of tool stress buffer of the present invention, wherein Fig. 7 A shows a kind of capillary 62, when being generally the production chemical detection, these capillary 62 purposes use, this capillary 62 is constituted by the macromolecular material of a low-k (Low-K), same macromolecular material also can be a polyimides, and capillary 62 centers are the open-work 621 of a hollow form.The capillary 62 that plural number has been cut predetermined length is fixed in the corresponding plurality of fixed mould 61, Fig. 7 B then discloses plural capillary 62 open-works 621 and utilizes plating mode (Electro-Plating) and metal material is plated in these open-work 621 tops, this metal material is constituted by copper, to form first end face 63, Fig. 7 C then discloses plural fixed mould 61 and capillary 62 is implemented overturning step, and make capillary 62 first end faces 63 be positioned at capillary 63 belows, the upper end of capillary 62 open-works 621 is not closed yet, at this moment, utilize electroplating metal material again in open-work 621, this metal material is also constituted by copper, to form a supporter 64, utilize (Over Electro-Plating) method of excessively electroplating to make capillary 63 tops continue to form second end face 65 again, Fig. 7 D discloses behind plural fixed mould 61 removals, promptly form this little binding projection, and first end face of this little binding projection, the supporter and second end face are all copper product and constitute.
Can learn by above-mentioned disclosed accompanying drawing; the present invention is different from prior art and utilizes Solder Bumps to coat the encapsulation joint manufacture process that a primer is applied to low stress; and adopt a metallic conduction material as electrically connecting main body; and this electric connection main body includes one first end face, a supporter and one second end face; again in outer setting one resilient coating of support portion; this resilient coating has the effect of stress buffer, can effectively protect chip and substrate be not subjected to extraneous laterally or longitudinal pulling force influence.In addition, little connection projection cube structure of tool stress buffer of the present invention is to make separately, each projection is all an I/O (I/O) contact, when assembling, only need this projection placed and directly do contraposition between chip and the substrate and engage and get final product, this kind connected mode compared with prior art, advantage is not for to need to use the glue material and to increase the manufacture process that layer manufacture process done stress buffer, and different package fabrication process needs the projection of different spring ratios, all can make a change by the resilient coating or the employing difformity supporter that coat different spring ratios, not as good as the effect that can adopt plural supporter also can reach to change coefficient of elasticity, therefore can provide the optimization structure that is applied to package fabrication process after the projection experiment with computing.
Certainly; the present invention also can have other various embodiments; under the situation that does not deviate from spirit of the present invention and essence thereof; those of ordinary skill in the art work as can make various corresponding changes and distortion according to the present invention, but these corresponding changes and distortion all should belong to the protection range of the appended claim of the present invention.
Claims (19)
1, a kind of micro link lug structure of tool stress buffer is characterized in that, comprising:
One first end face, one of them is connected this first end face and substrate and electronic building brick;
One second end face, one of them is connected this second end face and substrate and electronic building brick;
At least one supporter is connected between first end face and second end face, and two end surface area of this supporter are not more than first end face and second end face; And
At least one resilient coating is arranged at the outside of supporter, so that the function of stress absorption and buffering to be provided.
2, the micro link lug structure of tool stress buffer according to claim 1 is characterized in that, the syndeton of this first end face, second end face and supporter can provide to form between substrate and the electronic building brick to electrically connect.
3, the micro link lug structure of tool stress buffer according to claim 1 is characterized in that, this supporter is constituted by one of them of a column, helicoid, spring body.
4, the micro link lug structure of tool stress buffer according to claim 1 is characterized in that, this first end face utilizes one of them of alloy reflow joint, gummed and pressing, and one of them engages with substrate and electronic building brick.
5, the micro link lug structure of tool stress buffer according to claim 1 is characterized in that, this second end face utilizes one of them of alloy reflow joint, gummed and pressing, and one of them engages with substrate and electronic building brick.
6, the micro link lug structure of tool stress buffer according to claim 1 is characterized in that, this resilient coating is constituted by the macromolecular material of a low-k.
7, the micro link lug structure of tool stress buffer according to claim 6 is characterized in that, the macromolecular material of this low-k is constituted by a polyimides.
8, the micro link lug structure of tool stress buffer according to claim 1 is characterized in that, this resilient coating is arranged at the outside of supporter for utilizing the wherein a kind of mode that coats, fills.
9, the micro link lug structure of tool stress buffer according to claim 1 is characterized in that, general chip made a general reference by this electronic building brick or other utilizes the integrated circuit of surface soldered technology.
10, the micro link lug structure of tool stress buffer according to claim 1, it is characterized in that, this projection can be made a change by the resilient coating or the employing difformity supporter that coat different spring ratios, also can adopt plural supporter also can reach the effect that changes coefficient of elasticity, to be applicable to different package fabrication process.
11, a kind of manufacture method of little binding projection of tool stress buffer is characterized in that, comprising:
(a1) macromolecular material with low-k utilizes a pressure sintering to be arranged at metal base top;
(b1) macromolecular material of low-k carries out etching program in a suitable spacing, to be formed with plural etch-hole;
(c1) this plural number etch-hole and utilize plating mode and with the metal material filling in etch-hole, forming at least one columnar metal body, and form with the metal base of bottom and to electrically connect;
(d1) utilize excessive electro-plating method and make the macromolecular material top of this columnar metal body and low-k form a planar metal material layer with one of them of pressure sintering the metal material again; And
(e1) utilize a mechanical compression strength that aforementioned formation structure is stamped into a plurality of little connection projections.
12, the manufacture method of little binding projection of tool stress buffer according to claim 11 is characterized in that, this step (c1) is constituted by copper with the metal material of step (d1).
13, the manufacture method of little binding projection of tool stress buffer according to claim 11 is characterized in that, this step (c1) is constituted by copper with the columnar metal body of step (d1).
14, the manufacture method of little binding projection of tool stress buffer according to claim 11 is characterized in that, this step (a1) is constituted by copper with the metal base of step (c1).
15, the manufacture method of little binding projection of tool stress buffer according to claim 11 is characterized in that, the macromolecular material of the low-k of this step (a1), step (b1) and step (d1) is constituted by a polyimides.
16, a kind of manufacture method of little binding projection of tool stress buffer is characterized in that, comprising:
(a2) capillary that plural number has been cut predetermined length is fixed in the corresponding plurality of fixed mould;
(b2) plural capillary open-work utilizes plating mode, and metal material is plated in this open-work top, to form first end face;
(c2) plural fixed mould and capillary are implemented overturning step, and make capillary first end face be positioned at the capillary below, the upper end of capillary open-work is not closed yet, at this moment, utilize electroplating metal material again in open-work, to form a supporter, utilize excessive electro-plating method to make the capillary top continue to form second end face again; And
(d2), promptly form this little binding projection with behind the plural fixed mould removal.
17, the manufacture method of little binding projection of tool stress buffer according to claim 16 is characterized in that, first end face of this little binding projection, supporter and second end face are all copper product and constitute.
18, the manufacture method of little binding projection of tool stress buffer according to claim 16 is characterized in that, this capillary is constituted by the macromolecular material of a low-k.
19, the manufacture method of little binding projection of tool stress buffer according to claim 16 is characterized in that, this macromolecular material is constituted by a polyimides.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB200610073138XA CN100514615C (en) | 2006-04-06 | 2006-04-06 | Producing method of micro link lug structure with stress buffer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB200610073138XA CN100514615C (en) | 2006-04-06 | 2006-04-06 | Producing method of micro link lug structure with stress buffer |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200810187338 Division CN101452901B (en) | 2006-04-06 | 2006-04-06 | Micro link lug structure with stress buffer and its producing method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101051628A true CN101051628A (en) | 2007-10-10 |
| CN100514615C CN100514615C (en) | 2009-07-15 |
Family
ID=38782937
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB200610073138XA Expired - Fee Related CN100514615C (en) | 2006-04-06 | 2006-04-06 | Producing method of micro link lug structure with stress buffer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100514615C (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108428671A (en) * | 2017-02-15 | 2018-08-21 | 财团法人工业技术研究院 | Electronic packaging structure |
| US11114387B2 (en) | 2017-02-15 | 2021-09-07 | Industrial Technology Research Institute | Electronic packaging structure |
-
2006
- 2006-04-06 CN CNB200610073138XA patent/CN100514615C/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108428671A (en) * | 2017-02-15 | 2018-08-21 | 财团法人工业技术研究院 | Electronic packaging structure |
| US11114387B2 (en) | 2017-02-15 | 2021-09-07 | Industrial Technology Research Institute | Electronic packaging structure |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100514615C (en) | 2009-07-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1266764C (en) | Semiconductor device and its producing method | |
| CN100424871C (en) | Overhang support for a stacked semiconductor device, and method of forming thereof | |
| US7586187B2 (en) | Interconnect structure with stress buffering ability and the manufacturing method thereof | |
| US9196581B2 (en) | Flow underfill for microelectronic packages | |
| KR100343432B1 (en) | Semiconductor package and package method | |
| US7723839B2 (en) | Semiconductor device, stacked semiconductor device, and manufacturing method for semiconductor device | |
| CN101060087A (en) | Electrode, manufacturing method of the same, and semiconductor device having the same | |
| CN1665027A (en) | Semiconductor device | |
| JP2006261641A (en) | Semiconductor package assembly | |
| CN1836319A (en) | Lead frame routed chip pads for semiconductor packages | |
| CN1156970C (en) | Electronic element | |
| CN1299518A (en) | Semiconductor pakage and flip-chiop bonding method therefor | |
| CN1275305C (en) | Extension of fatigue life for C4 solder ball in chip to substrate connection | |
| CN1242463C (en) | Method for mfg. stacked semiconductor device | |
| KR20030090481A (en) | Method For Bonding IC Chips To Substrates With Non-Conductive Adhesive and Assemblies Formed | |
| CN1992246A (en) | Composite projection | |
| CN101452901B (en) | Micro link lug structure with stress buffer and its producing method | |
| CN101051628A (en) | Micro link lug structure with stress buffer and its producing method | |
| CN1324668C (en) | Semiconductor device and method of fabricating the same, | |
| CN1848413A (en) | Strain silicon wafer with a crystal orientation (100) in flip chip bga package | |
| CN108364920B (en) | Flip chip assembly, flip chip packaging structure and preparation method | |
| CN100424870C (en) | Semiconductor module | |
| CN1992239A (en) | Ball grid array packaging structure | |
| CN114050144A (en) | Semiconductor package device and method of manufacturing the same | |
| CN1481004A (en) | Method for conecting integrated circuit with substrate and corresponding circuit confiuration |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090715 Termination date: 20150406 |
|
| EXPY | Termination of patent right or utility model |