CN101041415B - Method for making nano hole on silicon chip - Google Patents

Method for making nano hole on silicon chip Download PDF

Info

Publication number
CN101041415B
CN101041415B CN200610097417XA CN200610097417A CN101041415B CN 101041415 B CN101041415 B CN 101041415B CN 200610097417X A CN200610097417X A CN 200610097417XA CN 200610097417 A CN200610097417 A CN 200610097417A CN 101041415 B CN101041415 B CN 101041415B
Authority
CN
China
Prior art keywords
silicon chip
sample
needle point
nano
pore
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN200610097417XA
Other languages
Chinese (zh)
Other versions
CN101041415A (en
Inventor
肖忠党
王海涛
田田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Southeast University
Original Assignee
Southeast University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Southeast University filed Critical Southeast University
Priority to CN200610097417XA priority Critical patent/CN101041415B/en
Publication of CN101041415A publication Critical patent/CN101041415A/en
Application granted granted Critical
Publication of CN101041415B publication Critical patent/CN101041415B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention relates to a preparing method for nanometer pore on silicon wafer directly by alternating tip electric field, which is simple and easy operation. At first, silicon single wafer or silicon wafer with modified hydrophobic or hydrophilic single layer on the surface by chemical bonding or physical absorption is fixed on the sample stage; then a program is started to control the distance between the tip and the sample and the relative motion; AC voltage pulse is sent between said sample and the tip to form the nanometer pore on said sample. Not only it is provided with simple equipment and convenience operation but also diameter and depth of nanometer pore can be controlled accurately and easily. It can be applied in information storage field and nano-electronic device preparation so on.

Description

The method of making nano hole on silicon chip
Technical field
What the present invention relates to is a kind of method of utilizing alternation needle point electric field directly to make nano-pore on silicon chip, belongs to nano-device manufacturing and technical field of information storage.
Background technology
Nano-pore on the silicon chip has multiple use, can directly be used as 2 D photon crystal; Growth templates as special nanostructured; Can be used for fixedly that nano particle forms various two dimensions or three-D pattern, compare the position that accurately to control nano particle with self assembly; Can be used for probe molecules such as the big molecule of fixed biologically, make biochip; Also can be used as the micro-nano reactor, research monomolecular reaction etc.Utilize the needle point electric field to induce local oxidation formation silica quantum point on silicon chip, corrode with corrosive agent hydrofluoric acid, NaOH or tetramethyl ammonium hydroxide solution then, on silicon chip, can prepare nano-pore.But this method step is loaded down with trivial details, the reaming phenomenon can occur in the corrosion process, and is difficult to obtain darker nano-pore.The method that directly forms nano-pore at present on silicon chip mainly is focused particle beam (FIB) and electron beam exposure (ELB), and these two kinds of methods can be controlled accurately to aperture, the degree of depth and the angle of nano-pore.But the shortcoming of these two kinds of methods is an equipment, and price own is very expensive, and process is also very consuming time, is unfavorable for applying.
Summary of the invention
Technical problem: the purpose of this invention is to provide a kind of method of utilizing the needle point alternating electric field to prepare nano-pore on silicon chip, the aperture of nano-pore, depth controlled can be used for nanoprocessing manufacturing and area information storage.
Technical scheme: the method for preparing nano-pore on the silicon chip of the present invention is:
Silicon chip is carried out flatness and hydrophobic, hydrophilic treated, form the smooth sample surfaces of large tracts of land.Silicon chip is fixed on the sample platform, and the distance of control silicon chip and needle point and needle point apply pulse voltage in the position of silicon chip surface between described silicon chip sample and needle point, form nano-pore on described silicon chip sample.
Described silicon chip sample is not modified n type or p type silicon chip, and perhaps the n type or the p type silicon chip of hydrophilic or hydrophobic monomolecular film modified on the surface by chemical bonding or physical absorption; Used silicon chip, its high preferred orientation are 111,100,110,911.Described needle point is the metal needle point, or the conductive semiconductor silicon needle point of surperficial evaporation platinum or platinumiridio or platinum-rhodium alloy or gold.The voltage that is applied is alternating-current pulse, its frequency at 1 hertz to 1.0 * 10 8Hertz, pulse voltage amplitude is the 5-100 volt, pulse operating time is 0.1 microsecond to 10 second.The distance of described silicon chip and needle point is 0~5 micron.
Implementation result: the present invention utilizes the needle point alternating electric field directly to prepare nano-pore at the bottom of the silicon wafer-based, have the following advantages: the first, directly on silicon chip, prepare nano-pore, with earlier silicon chip being carried out local oxidation, and then compare with corrosive wet chemical methods such as hydrofluoric acid, NaOH, step is simple, is easy to realize the control to aperture and hole depth.The second, the aperture of nano-pore and hole depth can be by adjusting operating environment humidity, the intensity of pulse voltage, and in the pulse duration, the frequency of the pulse voltage of using realizes.Three, the present invention is easy to operate simple, saves time than focused particle beam and electron beam exposure, is easy to combine with other microelectronics processing modes.The 4th, used material is silicon chip or the silicon chip that passed through finishing.Silicon is very stable in the chemical property of room temperature, and present technique for processing silicon chip, is easy to prepare the silicon chip of large scale flatness in nano-scale, makes this method be expected to be used for information storage technology.
Description of drawings
Fig. 1 is a principle of the invention schematic diagram.Wherein have: needle point 1, silicon chip 2,, electric field 3, power supply 4.
Fig. 2 is that the invention process one example is at not modified (111) making nano hole on silicon chip.Wherein, Fig. 2 (a) is the AFM pattern phase of silicon (111) monocrystalline crystal face; Fig. 2 (b) is shown in being after applying the pulse of 2s that the 20V frequency is 10KHz between needle point and the sample, the nano aperture of formation.
The specific embodiment
The present invention uses alternation needle point electric field in the principle of making nano hole on silicon chip as shown in Figure 1, produce alternating-current pulse by external power supply 4, make to produce local highfield 3 between needle point 1 and the silicon chip 2, induce silicon chip 2 that the reaction of local Thermochemical Decomposition takes place, form the hole of nanoscale.
The present invention makes the method for silicon nano hole, carry out as follows: with silicon single crystal flake or the surperficial silicon chip of modifying hydrophobic or hydrophilic self-assembled monolayer by chemical bonding or physical absorption, be fixed on the sample platform, distance and needle point are in the position of silicon chip surface between control silicon chip sample and the needle point, between above-mentioned sample and described needle point, apply potential pulse, can on above-mentioned sample, form the hole of nanoscale.Wherein, needle point can be the metal needle point, or the semiconductor silicon needle point of surperficial evaporation platinum, platinumiridio, gold; Described potential pulse is an alternating-current pulse, its frequency at 1 hertz to 1.0 * 10 8Hertz, pulse voltage amplitude is the 5-100 volt, pulse operating time is 0.1 microsecond to 10 second.Used silicon chip is not modified n type or p type silicon chip, and perhaps the n type or the p type silicon chip of hydrophilic or hydrophobic monomolecular film modified on the surface by chemical bonding or physical absorption; Used silicon chip, its high preferred orientation are 111,100,110,911.
Embodiment 1: going up the making nano-pore with atomic-force microscope needle-tip at not modified silicon chip (111) is that example illustrates nano-pore preparation process of the present invention:
Fig. 2 (a) is the AFM pattern phase of silicon (111) monocrystalline crystal face.Silicon (111) single crystal samples is fixed on AFM with conducting resinl, and (as Molecular Imaging, USA) on the sample platform of instrument, used needle point is a commodity AFM platinum needle point.Use the contained inscription module of AFM itself, after applying the pulse of 2s that the 20V frequency is 10KHz between silicon (111) single facet and the atomic-force microscope needle-tip, the nano aperture of formation: the aperture is about 200nm, and the degree of depth in hole is 4nm., confirm whether to form nano-pore by the AFM imaging then.Shown in Fig. 2 (b).

Claims (1)

1. method that on silicon chip, prepares nano-pore, it is characterized in that the method for preparing is: silicon chip is fixed on the sample platform, the distance of control silicon chip and needle point and needle point are in the position of silicon chip surface, between described silicon chip sample and needle point, apply pulse voltage, on described silicon chip sample, form nano-pore;
Described silicon chip sample is not modified n type or p type silicon chip, and perhaps the n type or the p type silicon chip of hydrophilic or hydrophobic monomolecular film modified on the surface by chemical bonding or physical absorption; Used silicon chip, its high preferred orientation are 111;
Described needle point is the platinum needle point, and the voltage that is applied is alternating-current pulse, and its frequency is the 10K hertz, and pulse voltage amplitude is 20 volts, and pulse operating time is 2 seconds.
CN200610097417XA 2006-11-07 2006-11-07 Method for making nano hole on silicon chip Expired - Fee Related CN101041415B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN200610097417XA CN101041415B (en) 2006-11-07 2006-11-07 Method for making nano hole on silicon chip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN200610097417XA CN101041415B (en) 2006-11-07 2006-11-07 Method for making nano hole on silicon chip

Publications (2)

Publication Number Publication Date
CN101041415A CN101041415A (en) 2007-09-26
CN101041415B true CN101041415B (en) 2010-08-11

Family

ID=38807248

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200610097417XA Expired - Fee Related CN101041415B (en) 2006-11-07 2006-11-07 Method for making nano hole on silicon chip

Country Status (1)

Country Link
CN (1) CN101041415B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103594334A (en) * 2013-11-21 2014-02-19 中国科学院半导体研究所 MBE method for growing locating quantum dots on patterned substrate through AFM nanoimprinting
CN104034296A (en) * 2014-06-30 2014-09-10 西南交通大学 Detection method for thickness of monocrystalline silicon surface scratch damaged layer
CN104711678B (en) * 2015-02-04 2017-07-04 杭州电子科技大学 A kind of method that silicon nanostructure material is prepared under alternating electric field
CN109824012B (en) * 2019-01-18 2020-01-17 广东工业大学 Accurate manufacturing method of nano-pore

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5838005A (en) * 1995-05-11 1998-11-17 The Regents Of The University Of California Use of focused ion and electron beams for fabricating a sensor on a probe tip used for scanning multiprobe microscopy and the like
CN1527754A (en) * 2001-01-31 2004-09-08 电子科学工业公司 Ultraviolet laser ablative patterning of microstructures in semiconductors
CN1654943A (en) * 2004-12-09 2005-08-17 江苏大学 Nano class processing method for energizing impression

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5838005A (en) * 1995-05-11 1998-11-17 The Regents Of The University Of California Use of focused ion and electron beams for fabricating a sensor on a probe tip used for scanning multiprobe microscopy and the like
CN1527754A (en) * 2001-01-31 2004-09-08 电子科学工业公司 Ultraviolet laser ablative patterning of microstructures in semiconductors
CN1654943A (en) * 2004-12-09 2005-08-17 江苏大学 Nano class processing method for energizing impression

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Cheol Hong Park,et al..Nano-oxidation of Si using ac modulation in atomic forcemicroscope lithography.Colloids and Surfaces A:Physicochem. Eng. Aspects284-285.2005,284-285552-555. *
E.Tranvouez,et al..InP patterning using contact mode and non-contact AFMlithography for quantum dot localization.Superlattices and Microstructures36.2004,36325-333. *

Also Published As

Publication number Publication date
CN101041415A (en) 2007-09-26

Similar Documents

Publication Publication Date Title
Schwartz Mechanisms and kinetics of self-assembled monolayer formation
Rozhok et al. Dip-pen nanolithography: what controls ink transport?
Nyffenegger et al. Nanometer-scale surface modification using the scanning probe microscope: Progress since 1991
Zhong et al. Soft lithographic approach to the fabrication of highly ordered 2D arrays of magnetic nanoparticles on the surfaces of silicon substrates
Zhang et al. Detection of novel gaseous states at the highly oriented pyrolytic graphite− water interface
Noy et al. Chemically-sensitive imaging in tapping mode by chemical force microscopy: relationship between phase lag and adhesion
Pienpinijtham et al. Nanoscale pH profile at a solution/solid interface by chemically modified tip-enhanced Raman scattering
Wallwork et al. Complex chemical force titration behavior of amine-terminated self-assembled monolayers
Kirchner et al. Electrochemical nanostructuring with ultrashort voltage pulses
Wouters et al. Constructive nanolithography and nanochemistry: local probe oxidation and chemical modification
CN101041415B (en) Method for making nano hole on silicon chip
Garno et al. Directed electroless growth of metal nanostructures on patterned self-assembled monolayers
Lee et al. Chemical approach to high-resolution patterning on self-assembled monolayers using atomic force microscope lithography
Kinser et al. Conductive atomic force microscope nanopatterning of hydrogen-passivated silicon in inert organic solvents
Bartolomeo et al. Molecular perturbation effects in AFM-Based tip-enhanced Raman spectroscopy: Contact versus tapping mode
Hu et al. A sub-micron spherical atomic force microscopic tip for surface measurements
Jones et al. In Situ Observation of the Surface Processes Involved in Dissolution from the (010) Surface of Potassium Ferrocyanide Trihydrate in Aqueous Solution Using an Integrated Electrochemical− Atomic Force Microscope
Magonov et al. Advancing characterization of materials with atomic force microscopy-based electric techniques
Lyles et al. Surface characterization using atomic force microscopy (afm) in liquid environments
Seo et al. Nanolithographic write, read, and erase via reversible nanotemplated nanostructure electrodeposition on alkanethiol-modified Au (111) in an aqueous solution
Zhang et al. Study of interactions between interfacial nanobubbles and probes of different hydrophobicities
Staemmler et al. Glass capillaries as a tool in nanoelectrochemical deposition
Saito et al. Surface-potential reversibility of an amino-terminated self-assembled monolayer based on nanoprobe chemistry
Chen et al. Association between gold grain orientation and its periodic steps formed at the gold/substrate interface
Li Surface structure etching law of self-organizing nanomaterials based on AFM and SEM

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20100811

Termination date: 20121107