CN100574460C - AVS inter-frame predicated reference sample extraction method - Google Patents
AVS inter-frame predicated reference sample extraction method Download PDFInfo
- Publication number
- CN100574460C CN100574460C CN 200810033360 CN200810033360A CN100574460C CN 100574460 C CN100574460 C CN 100574460C CN 200810033360 CN200810033360 CN 200810033360 CN 200810033360 A CN200810033360 A CN 200810033360A CN 100574460 C CN100574460 C CN 100574460C
- Authority
- CN
- China
- Prior art keywords
- sub
- piece
- row
- reference sample
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Compression Or Coding Systems Of Tv Signals (AREA)
Abstract
The invention provides a kind of AVS inter-frame predicated reference sample extraction method, described method is predicted the macro block of M * N in the picture frame, each macro block comprises four sub-pieces 0～3 of brightness and two sub-pieces 4 of colourity and 5, and described method makes the reference pixel of extraction be stored in the RS respectively: row reference memory, row back-up registers, zero point back-up registers, zero point backup of memory and row back-up registers.The present invention has not only saved the memory logic resource; And improved storage efficiency, can satisfy the requirement of real-time high definition coding.
Description
Technical field
The present invention relates to a kind of digital video coding technology, relate in particular to a kind of AVS inter-frame predicated reference sample extraction method.
Background technology
AVS (Audio Video coding Standard) is by the autonomous digital audio/video encoding and decoding technique standard of formulating of China, infra-frame prediction is one of technological means that improves code efficiency, be to utilize the neighbor of current block directly each coefficient to be given a forecast, more effectively remove the correlation between the adjacent block, thereby greatly improve the efficient of intraframe coding.AVS video standard 9.4.2 has defined intra prediction mode, 9.8 defined the definition of infra-frame prediction formula and reference pixel, the AVS infra-frame prediction comprises brightness infra-frame prediction and colourity infra-frame prediction, need 33 reference samples altogether, go up reference sample for 16,16 left reference samples, 1 zero point reference sample.Infra-frame prediction data volume and amount of calculation are very big, and are one of bottlenecks of whole system operation, improve coding efficiency, and reach the requirement of real-time high definition coding, are the key issues that the intraframe coding technology will solve.
Through retrieval to existing document, discovery is on " computer engineering and application " periodical in 2006, in " AVS intraframe prediction algorithm and hardware decoders thereof realize " article that the king strives, Liu Peilin delivers, proposed a kind of design of restructural computing unit, but this article does not provide the extracting method of reference sample.
Summary of the invention
Technical problem solved by the invention provides a kind of AVS inter-frame predicated reference sample extraction method, described method has reasonably been arranged memory space when sample extraction, reduce the consumption of logical resource to a certain extent, can reach the coding requirement of real-time high definition, and be convenient to the realization of hardware.
In order to solve the problems of the technologies described above, the present invention has adopted following technological means: a kind of AVS inter-frame predicated reference sample extraction method, described method is predicted the capable N row of M in a picture frame macro block, each macro block comprises four sub-pieces of brightness and 4,5 two sub-pieces of colourity of 0～3, described memory space by row reference memory, row back-up registers, zero point back-up registers, zero point backup of memory and row back-up registers form, wherein:
The row reference memory comprises memory A, is used to preserve the end row pixel of the sub-piece 2 of brightness and 3; And memory B, be used to preserve the end row pixel of the sub-piece 4 of colourity and 5;
The row back-up registers is designated as register F, is used to preserve the end row pixel of the sub-piece 0 of brightness and 1, and described pixel is used to the sub-piece 2 and 3 of this macro block brightness that reference pixel is provided;
Zero point, back-up registers was designated as register E, was used to preserve the reference pixel at zero point of the sub-piece 0 of brightness and 1;
Zero point, backup of memory comprised memory C, was used to preserve the reference pixel at zero point of the sub-piece 2 of brightness and 3; And memory D, be used to preserve the reference pixel at zero point of the sub-piece 4 of colourity and 5;
The row back-up registers comprises register G, is used to preserve the right column pixel of the sub-piece 0 of brightness and 1; Register H is used to preserve the right column pixel of the sub-piece 2 of brightness and 3; And register I, be used to preserve the right column pixel of the sub-piece 4 of colourity and 5;
Described method comprises following steps:
Step 1, all sub-pieces 0,1,4 that extract the first row macro block and 5 capable reference sample, its value all is 0; Extract all sub-pieces 0,2,4 of the first row macro block and 5 row reference sample, its value also all is 0; This step is not stored;
Step 2, the sub-piece 0 of all brightness that extracts the first row macro block and 1 reference sample at zero point as the value of register G, extract the sub-piece 4 of all colourities of the first row macro block and 5 reference sample at zero point, as the value of register I; Extract the reference sample at zero point of the sub-piece 0 of all brightness of the first row macro block, as the value of memory A, extract the reference sample of the sub-piece 2 of all brightness of the first row macro block, as the value of register F, extract the sub-piece 4 of all colourities of the first row macro block and 5 reference sample, as the value of memory B;
Step 3, the sub-piece 0 that extracts all macro blocks in the two field picture and 1 capable reference sample as the value of memory A, extract the reference sample of all sub-pieces 2 and 3, as the value of register F, extract the capable reference sample of all sub-pieces 4 and 5, as the value of memory B;
Step 4, the sub-piece 0 that extracts all macro blocks in the two field picture and 1 row reference sample as the value of register G, extract the row reference sample of all sub-pieces 2 and 3, as the value of register H, extract the reference sample of all sub-pieces 4 and 5, as the value of register I;
Step 5, the sub-piece 0 that extracts all macro blocks in the two field picture and 1 reference sample at zero point, as the value of memory C, extract the reference sample at zero point of all sub-pieces 2 and 3, as the value of register E, extract the reference sample at zero point of all sub-pieces 4 and 5, as the value of memory D.
Because the present invention has adopted above inter-frame predicated reference sample extraction method, and the reference pixel of extraction is stored in respectively in the RS, has saved the memory logic resource; The reference sample of each sub-piece only extracts needs 2～3 clock cycle, has improved efficient, can satisfy the requirement of real-time high definition coding.
Description of drawings
The inter-frame predicated reference sample extraction method of the AVS of being suitable for of the present invention is provided in detail by following embodiment and accompanying drawing.
Fig. 1 is the arrangement schematic diagram of macro block of the present invention and sub-piece thereof;
Embodiment
Below will be described in further detail inter-frame predicated reference sample extraction method of the present invention.
Fig. 1 is the arrangement schematic diagram of a M capable N row macro block and sub-piece thereof, in an embodiment of the present invention, suppose the M=N=2 in picture frame shown in Figure 1, this is four macro blocks that are positioned at adjacent two row, two row, each macro block comprises four sub-pieces of brightness and 4 of 0～3,5 two sub-pieces of colourity, to predicting that the useful reference sample of other sub-pieces marks with digital grid 1～8, in the present embodiment, reference sample to the sub-piece of difference is arranged different memory spaces, described memory space is by the row reference memory, the row back-up registers, zero point back-up registers, zero point, backup of memory and row back-up registers were formed, wherein:
The row reference memory comprises memory A, is used to preserve the end row pixel of the sub-piece 2 of brightness and 3; And memory B, be used to preserve the end row pixel of the sub-piece 4 of colourity and 5;
The row back-up registers is designated as register F, is used to preserve the end row pixel of the sub-piece 0 of brightness and 1, and described pixel is used to the sub-piece 2 and 3 of this macro block brightness that reference pixel is provided;
Zero point, back-up registers was designated as register E, was used to preserve the reference pixel at zero point of the sub-piece 0 of brightness and 1;
Zero point, backup of memory comprised memory C, was used to preserve the reference pixel at zero point of the sub-piece 2 of brightness and 3; And memory D, be used to preserve the reference pixel at zero point of the sub-piece 4 of colourity and 5;
The row back-up registers comprises register G, is used to preserve the right column pixel of the sub-piece 0 of brightness and 1; Register H is used to preserve the right column pixel of the sub-piece 2 of brightness and 3; And register I, be used to preserve the right column pixel of the sub-piece 4 of colourity and 5;
Described method comprises following steps:
Step 1, all sub-pieces 0,1,4 that extract the first row macro block and 5 capable reference sample, its value all is 0; Extract all sub-pieces 0,2,4 of the first row macro block and 5 row reference sample, its value also all is 0; This step is not stored;
Step 2, the sub-piece 0 of all brightness that extracts the first row macro block and 1 reference sample at zero point as the value of register G, extract the sub-piece 4 of all colourities of the first row macro block and 5 reference sample at zero point, as the value of register I; Extract the reference sample at zero point of the sub-piece 0 of all brightness of the first row macro block, as the value of memory A, extract the reference sample of the sub-piece 2 of all brightness of the first row macro block, as the value of register F, extract the sub-piece 4 of all colourities of the first row macro block and 5 reference sample, as the value of memory B;
Step 3, the sub-piece 0 that extracts all macro blocks in the two field picture and 1 capable reference sample as the value of memory A, extract the reference sample of all sub-pieces 2 and 3, as the value of register F, extract the capable reference sample of all sub-pieces 4 and 5, as the value of memory B;
Step 4, the sub-piece 0 that extracts all macro blocks in the two field picture and 1 row reference sample as the value of register G, extract the row reference sample of all sub-pieces 2 and 3, as the value of register H, extract the reference sample of all sub-pieces 4 and 5, as the value of register I;
Step 5, the sub-piece 0 that extracts all macro blocks in the two field picture and 1 reference sample at zero point, as the value of memory C, extract the reference sample at zero point of all sub-pieces 2 and 3, as the value of register E, extract the reference sample at zero point of all sub-pieces 4 and 5, as the value of memory D.
Finish the extraction of all macro block neutron piece reference samples in the two field picture, the reference sample of each sub-piece only extracts needs 2～3 clock cycle, and required logical resource is few, the efficient height.
Claims (1)
1, a kind of AVS inter-frame predicated reference sample extraction method, described method is predicted the macro block of M * N in the picture frame, each macro block comprises four sub-pieces 0～3 of brightness and two sub-pieces 4 of colourity and 5, it is characterized in that, described method is arranged different memory spaces to the reference sample of the sub-piece of difference, described memory space by row reference memory, row back-up registers, zero point back-up registers, zero point backup of memory and row back-up registers form, wherein:
The row reference memory comprises memory A, is used to preserve the end row pixel of the sub-piece 2 of brightness and 3; And memory B, be used to preserve the end row pixel of the sub-piece 4 of colourity and 5;
The row back-up registers is designated as register F, is used to preserve the end row pixel of the sub-piece 0 of brightness and 1, and described pixel is used to the sub-piece 2 and 3 of this macro block brightness that reference pixel is provided;
Zero point, back-up registers was designated as register E, was used to preserve the reference pixel at zero point of the sub-piece 0 of brightness and 1;
Zero point, backup of memory comprised memory C, was used to preserve the reference pixel at zero point of the sub-piece 2 of brightness and 3; And memory D, be used to preserve the reference pixel at zero point of the sub-piece 4 of colourity and 5;
The row back-up registers comprises register G, is used to preserve the right column pixel of the sub-piece 0 of brightness and 1; Register H is used to preserve the right column pixel of the sub-piece 2 of brightness and 3; And register I, be used to preserve the right column pixel of the sub-piece 4 of colourity and 5;
Described method comprises following steps:
Step 1, all sub-pieces 0,1,4 that extract the first row macro block and 5 capable reference sample, its value all is 0; Extract all sub-pieces 0,2,4 of the first row macro block and 5 row reference sample, its value also all is 0; This step is not stored;
Step 2, the sub-piece 0 of all brightness that extracts the first row macro block and 1 reference sample at zero point as the value of register G, extract the sub-piece 4 of all colourities of the first row macro block and 5 reference sample at zero point, as the value of register I; Extract the reference sample at zero point of the sub-piece 0 of all brightness of the first row macro block, as the value of memory A, extract the reference sample of the sub-piece 2 of all brightness of the first row macro block, as the value of register F, extract the sub-piece 4 of all colourities of the first row macro block and 5 reference sample, as the value of memory B;
Step 3, the sub-piece 0 that extracts all macro blocks in the two field picture and 1 capable reference sample as the value of memory A, extract the reference sample of all sub-pieces 2 and 3, as the value of register F, extract the capable reference sample of all sub-pieces 4 and 5, as the value of memory B;
Step 4, the sub-piece 0 that extracts all macro blocks in the two field picture and 1 row reference sample as the value of register G, extract the row reference sample of all sub-pieces 2 and 3, as the value of register H, extract the reference sample of all sub-pieces 4 and 5, as the value of register I;
Step 5, the sub-piece 0 that extracts all macro blocks in the two field picture and 1 reference sample at zero point, as the value of memory C, extract the reference sample at zero point of all sub-pieces 2 and 3, as the value of register E, extract the reference sample at zero point of all sub-pieces 4 and 5, as the value of memory D.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200810033360 CN100574460C (en) | 2008-01-31 | 2008-01-31 | AVS inter-frame predicated reference sample extraction method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200810033360 CN100574460C (en) | 2008-01-31 | 2008-01-31 | AVS inter-frame predicated reference sample extraction method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101227624A CN101227624A (en) | 2008-07-23 |
| CN100574460C true CN100574460C (en) | 2009-12-23 |
Family
ID=39859341
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200810033360 Active CN100574460C (en) | 2008-01-31 | 2008-01-31 | AVS inter-frame predicated reference sample extraction method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100574460C (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101895767B (en) * | 2009-05-22 | 2013-09-18 | 上海爱信诺航芯电子科技有限公司 | Method for storing and updating AVS inter-frame predicated reference pixel |
| CN102340661B (en) * | 2010-07-23 | 2014-04-30 | 联合信源数字音视频技术（北京）有限公司 | Method for feeding back reconstruction data to intra prediction in AVS (Audio Video Standard) mode decision |
| CN102025996B (en) * | 2010-12-20 | 2012-09-26 | 浙江大学 | Multiple-prediction mode multiplexed H.264 interframe processing unit |
| WO2012175003A1 (en) * | 2011-06-20 | 2012-12-27 | Mediatek Singapore Pte. Ltd. | Method and apparatus of chroma intra prediction with reduced line memory |
| JP7145793B2 (en) * | 2019-03-11 | 2022-10-03 | Kddi株式会社 | Image decoding device, image decoding method and program |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1585495A (en) * | 2004-06-11 | 2005-02-23 | 上海大学 | Quick selection of prediction modes in H.264/AVC frame |
| CN1874511A (en) * | 2006-06-29 | 2006-12-06 | 上海交通大学 | Method for mapping address of memory space in video hardware decoder based on AVS |
| CN101022551A (en) * | 2007-03-15 | 2007-08-22 | 上海交通大学 | Motion compensating module pixel prefetching device in AVS video hardware decoder |
-
2008
- 2008-01-31 CN CN 200810033360 patent/CN100574460C/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1585495A (en) * | 2004-06-11 | 2005-02-23 | 上海大学 | Quick selection of prediction modes in H.264/AVC frame |
| CN1874511A (en) * | 2006-06-29 | 2006-12-06 | 上海交通大学 | Method for mapping address of memory space in video hardware decoder based on AVS |
| CN101022551A (en) * | 2007-03-15 | 2007-08-22 | 上海交通大学 | Motion compensating module pixel prefetching device in AVS video hardware decoder |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101227624A (en) | 2008-07-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100574460C (en) | AVS inter-frame predicated reference sample extraction method | |
| CN101330617B (en) | Hardware implementing method and apparatus for anticipater within multi-standard frame based on mode mapping | |
| CN101783957B (en) | Method and device for predictive encoding of video | |
| CN102148990B (en) | Device and method for predicting motion vector | |
| CN102790879B (en) | Method for high throughput parallel avc/h.264 context-based adaptive binary arithmetic coding decoder | |
| CN101710986A (en) | H.264 parallel decoding method and system based on isostructural multicore processor | |
| CN101014129B (en) | Video data compression method | |
| CN105491377A (en) | Video decoding macro-block-grade parallel scheduling method for perceiving calculation complexity | |
| CN101252694A (en) | Address mapping system and frame storage compression of video frequency decoding based on blocks | |
| CN105554502A (en) | Distributed compressed sensing video encoding and decoding method based on foreground-background separation | |
| CN104125458A (en) | Lossless stored data compression method and device | |
| CN103167289A (en) | Method and device for coding and decoding image | |
| CN103618898A (en) | Complexity image lossless compression method supporting random access | |
| CN102932643B (en) | A kind of expansion variable-block motion estimation circuit being applicable to HEVC standard | |
| CN103634604A (en) | Multi-core DSP (digital signal processor) motion estimation-oriented data prefetching method | |
| CN105208394A (en) | Real-time digital image compression prediction method and system | |
| CN101917627A (en) | Video fault-tolerant coding method based on self-adaptation flexible macro-block order | |
| CN103533353B (en) | A kind of near video coding system | |
| CN101902643B (en) | Very large-scale integration (VLSI) structural design method of parallel array-type intraframe prediction decoder | |
| CN101710994B (en) | Method and system for video decoding | |
| CN202995701U (en) | Data information cache management system based on preliminary decoding analysis | |
| CN101895767B (en) | Method for storing and updating AVS inter-frame predicated reference pixel | |
| CN105376586A (en) | Three-level flow line hardware architecture suitable for integer motion estimation in HEVC standard | |
| CN103327340A (en) | Method and device for searching integer | |
| CN103034455A (en) | Method and system for managing data information buffer based on pre-decoding and analyzing |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: GUANGDIAN ELECTRONIC CO., LTD., SHANGHAI Free format text: FORMER OWNER: CENTRAL RESEARCH ACADEMY OF SVA GROUP Effective date: 20120615 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20120615 Address after: 200233 No. 168, Shanghai, Tianlin Road Patentee after: Guangdian Electronic Co., Ltd., Shanghai Address before: 200233, No. 2, building 757, Yishan Road, Shanghai Patentee before: Central Institute of Shanghai Video and Audio (Group) Co., Ltd. |
|
| C56 | Change in the name or address of the patentee |
Owner name: INESA ELECTRON CO., LTD. Free format text: FORMER NAME: SVA ELECTRON CO., LTD. |
|
| CP03 | Change of name, title or address |
Address after: 200233 Building 1, building 200, Zhang Heng Road, Zhangjiang hi tech park, Shanghai, Pudong New Area, 2 Patentee after: INESA Electron Co., Ltd. Address before: 200233 No. 168, Shanghai, Tianlin Road Patentee before: Guangdian Electronic Co., Ltd., Shanghai |