CN100511207C - 一种双处理器间的通讯方法 - Google Patents
一种双处理器间的通讯方法 Download PDFInfo
- Publication number
- CN100511207C CN100511207C CNB2007100639424A CN200710063942A CN100511207C CN 100511207 C CN100511207 C CN 100511207C CN B2007100639424 A CNB2007100639424 A CN B2007100639424A CN 200710063942 A CN200710063942 A CN 200710063942A CN 100511207 C CN100511207 C CN 100511207C
- Authority
- CN
- China
- Prior art keywords
- processor
- interrupt
- communication
- memory block
- interruption
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Multi Processors (AREA)
Abstract
Description
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2007100639424A CN100511207C (zh) | 2007-02-14 | 2007-02-14 | 一种双处理器间的通讯方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2007100639424A CN100511207C (zh) | 2007-02-14 | 2007-02-14 | 一种双处理器间的通讯方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101013414A CN101013414A (zh) | 2007-08-08 |
CN100511207C true CN100511207C (zh) | 2009-07-08 |
Family
ID=38700937
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2007100639424A Active CN100511207C (zh) | 2007-02-14 | 2007-02-14 | 一种双处理器间的通讯方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN100511207C (zh) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101860894A (zh) * | 2010-03-04 | 2010-10-13 | 宇龙计算机通信科技(深圳)有限公司 | 一种移动终端处理器间通讯的***、方法及移动终端 |
CN101894082B (zh) * | 2010-07-21 | 2014-09-10 | 中兴通讯股份有限公司 | 一种存储器装置及智能手机*** |
JP5935235B2 (ja) * | 2011-02-18 | 2016-06-15 | ソニー株式会社 | 通信装置、通信システムおよび通信方法 |
CN103853692B (zh) * | 2014-03-12 | 2017-03-15 | 四川九洲空管科技有限责任公司 | 一种基于中断判断机制的多处理器数据通讯方法 |
CN106227681B (zh) * | 2016-06-15 | 2019-08-23 | 北京和信瑞通电力技术股份有限公司 | 一种新型防冲突的双口ram访问方法 |
CN107577562B (zh) * | 2017-09-19 | 2021-02-09 | 南京南瑞继保电气有限公司 | 一种数据交互的方法、设备及计算机可读存储介质 |
WO2020118721A1 (zh) * | 2018-12-14 | 2020-06-18 | 华为技术有限公司 | 一种多处理器***及处理器间通信方法 |
CN110532217A (zh) * | 2019-08-02 | 2019-12-03 | 广州粒子微电子有限公司 | 一种双处理器通信方法及其通讯装置 |
-
2007
- 2007-02-14 CN CNB2007100639424A patent/CN100511207C/zh active Active
Also Published As
Publication number | Publication date |
---|---|
CN101013414A (zh) | 2007-08-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100511207C (zh) | 一种双处理器间的通讯方法 | |
US11294844B2 (en) | EtherCAT master-slave station integrated bridge controller and control method thereof | |
CN109857685B (zh) | 一种mpu与fpga扩展多串口的实现方法 | |
JP4742116B2 (ja) | アウトオブオーダdramシーケンサ | |
EP2350847B1 (en) | Method and system for improving serial port memory communication latency and reliability | |
CN108228492B (zh) | 一种多通道ddr交织控制方法及装置 | |
US7694035B2 (en) | DMA shared byte counters in a parallel computer | |
WO2012143953A4 (en) | Optimized multi-root input output virtualization aware switch | |
US20070136503A1 (en) | Systems for implementing SDRAM controllers, and buses adapted to include advanced high performance bus features | |
CN103593306A (zh) | 一种协议处理器Cache控制单元的设计方法 | |
US8880745B2 (en) | Efficient scheduling of transactions from multiple masters | |
CA2468797A1 (en) | Supercharge message exchanger | |
CN103714026B (zh) | 一种支持原址数据交换的存储器访问方法及装置 | |
JP4903801B2 (ja) | FlexRay通信モジュールとFlexRay加入者装置とを繋ぐ加入者インタフェース、およびFlexRay通信モジュールとFlexRay加入者装置とを繋ぐ加入者インタフェースを経由するメッセージの伝送方法 | |
CN102855214B (zh) | 实现数据一致性的方法和一种多核*** | |
CN101866328A (zh) | 一种自动访问的串行总线读写控制方法 | |
US4691280A (en) | High performance multi-processor system | |
CN1619524A (zh) | 具有共享本地存储器的通信装置和方法 | |
CN101692346A (zh) | 一种存储器数据采样装置及一种采样控制器 | |
CN102236623A (zh) | 信号控制设备和信号控制方法 | |
CN100592272C (zh) | 多处理器共享外设电路实现方法及其电路 | |
CN101071404A (zh) | 一种小容量fifo存储器的数据搬移触发装置和方法 | |
CN105530153A (zh) | 网络内的从设备通信方法、通信网络、主设备及从设备 | |
CN102567248A (zh) | 一种避免双端口存储器访问冲突的控制电路与方法 | |
EP3599554A1 (en) | Improving read performance on a sata storage device behind a host bus adapter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20151104 Address after: Dameisha Yantian District of Shenzhen City, Guangdong province 518085 Building No. 1 Patentee after: SHENZHEN ZTE MICROELECTRONICS TECHNOLOGY CO., LTD. Address before: 518057 Nanshan District high tech Industrial Park, Guangdong, South Road, science and technology, ZTE building, legal department Patentee before: ZTE Corporation |
|
EE01 | Entry into force of recordation of patent licensing contract |
Application publication date: 20070808 Assignee: Xi'an Chris Semiconductor Technology Co. Ltd. Assignor: SHENZHEN ZTE MICROELECTRONICS TECHNOLOGY CO., LTD. Contract record no.: 2019440020036 Denomination of invention: Communication method between two processors Granted publication date: 20090708 License type: Common License Record date: 20190619 |
|
EE01 | Entry into force of recordation of patent licensing contract |