CN100414469C - Circuit for speeding up stabilizing low voltage difference linear stabilizer output voltage - Google Patents
Circuit for speeding up stabilizing low voltage difference linear stabilizer output voltage Download PDFInfo
- Publication number
- CN100414469C CN100414469C CNB2006100238797A CN200610023879A CN100414469C CN 100414469 C CN100414469 C CN 100414469C CN B2006100238797 A CNB2006100238797 A CN B2006100238797A CN 200610023879 A CN200610023879 A CN 200610023879A CN 100414469 C CN100414469 C CN 100414469C
- Authority
- CN
- China
- Prior art keywords
- voltage
- vfb
- output
- circuit
- feedback voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Continuous-Control Power Sources That Use Transistors (AREA)
- Dc-Dc Converters (AREA)
Abstract
The present invention relates to a circuit for speeding up stabilizing voltage output by a low voltage difference linear stabilizer, which is based on a circuit which is composed of an output tube (103), an error amplifier (102), a reference voltage source (101), a resistor divider network and a load (105). The present invention comprises reference voltage (Vref) which is output by the reference voltage source (101) and feedback voltage (Vfb) which is output by the resistor divider network. The present invention is characterized in that the resistor divider network (204) is formed by connecting a divider resistor (Ra), a divider resistor (Rd), a divider resistor (Re) and a divider resistor (Rf) in series, and is used for providing feedback voltage, that is first feedback voltage (Vfb+deltaV), second feedback voltage (Vfb) and third feedback voltage (Vfb-deltaV). The present invention utilizes transient controlled current to quicken the discharge of a gate capacitor of an output power tube MPX and the discharge of an output capacitor under the condition that indexes such as static current are not influenced. Thereby, the transient response of LDO is improved, and circuit scale and chip area are not changed.
Description
Technical field
The present invention relates to a kind of Analogous Integrated Electronic Circuits technology, especially refer to a kind of circuit of accelerating stabilizing low voltage difference linear stabilizer output voltage.
Background technology
LDO (Low Dropout Regulator; low pressure difference linear voltage regulator) is power supply IC (Integratedcircuit; integrated circuit) important branch in; with based on PWM (Pulse Width Modulation; pulse-length modulation); PFM (Pulse Frequency Modulation; the pulse frequency modulation principle) DC-DC (DC-to-dc) converter is compared; it is low that it has a cost; low and the little advantage of quiescent current of noise; simultaneously owing to need not inductance; also can not bring the problem of EMI, in portable product is used, use the power supply of LDO as system through regular meeting.
As shown in Figure 1, a basic LDO is by efferent duct 103, resistance pressure-dividing network 104, and error amplifier 102 and reference voltage source 101 constitute.The reference voltage generation module is band-gap reference (bandgap) voltage normally, and this module produces a reference voltage that changes with conditions of work such as power supply power supply, chip temperatures hardly.Output voltage VO UT drives load 105, and load comprises a load capacitance CL and a pull-up resistor RL.System samples by resistor network R1, R2 dividing potential drop, and this voltage division signal feeds back to the input end of EA (Error Amplifier, error amplifier).Another input end of error amplifier connects reference voltage, the output VG of error amplifier receives a PMOS driving tube MPX with very big breadth length ratio, when the variation of external loading condition or other conditions makes that output voltage VO UT changes, the output VG voltage of error amplifier also can change thereupon, the conducting degree of control PMOS pipe MPX, thus make the voltage of VOUT remain unchanged.Load capacitance CL is used for auxiliary control makes a such closed loop feedback system keep stable under various application conditions situations.
It is to investigate an important indicator of LDO performance that load variations causes the variation of VOUT and changes in contrast response speed,, wishes when load variations that the variation of VOUT output is the smaller the better from the designing requirement of LDO own.In the practical application, during the rapid variation of external loading, for example equivalent load RL becomes a less resistance by a bigger resistance suddenly, perhaps RL becomes a bigger resistance by a less resistance, so in moment of load variations, output current also can produce rapid big variation, also will cause the rapid variation of output voltage, this changes the positive input terminal that is reflected to error amplifier by feedback resistance, error amplifier just comes the conducting degree of power controlling pipe MPX by the voltage difference that compares Vfb and Vref, thereby comes regulated output voltage VOUT.
Fig. 2 provides the transient response simulation waveform of a kind of structure in typical case (LDO under a certain design as shown in Figure 1).Input voltage 2.5V, output 1.8V.Load on 1mA to switching fast between the 150mA.Wherein: first waveform is a load current among Fig. 2, and second waveform is output voltage, and the 3rd waveform is the grid voltage VG of MPX.
As we know from the figure, when load current by the 1mA transition during to 150mA, output has a process that descends and afterwards rise earlier, this is owing to when output voltage changes, error amplifier in requisition for the regular hour, the variation of the responsive load that the gate voltage of MPX can not be very fast.
When load current by the 150mA transition during to 1mA, the variation of the grid voltage VG of MPX is not the main cause of its output stabilisation delay, grid voltage is by drawing high than morning, MPX ends, too high voltage can only be via the current drain of load RL with 1mA on the load capacitance at this moment, and be the main cause that postpones the discharge time of load capacitance CL herein.
In the factor of many influence output stabilized speeies, play a major role the discharge time of output P being managed gate capacitance and load capacitance.In some design, since stability, the restriction of some parameters such as quiescent current, and when this LDO system did not possess very big drive current to MPX gate capacitance and load capacitance discharge, the response characteristic of LDO will be very poor.
Summary of the invention
The object of the present invention is to provide a kind of circuit of accelerating stabilizing low voltage difference linear stabilizer output voltage, do not influencing under the situation of indexs such as quiescent current, utilize the transient state controlled current flow to accelerate to the discharge of the gate capacitance of output power pipe MPX and the discharge of output capacitance, thereby improved the transient response of LDO greatly, and circuit scale and chip area all there is not too many variation.
A kind of circuit of accelerating stabilizing low voltage difference linear stabilizer output voltage provided by the present invention, based on by efferent duct, error amplifier, reference voltage source, the circuit that resistance pressure-dividing network and load are formed, comprise a reference voltage Vref and the feedback voltage Vfb by described resistance pressure-dividing network output by described reference voltage source output, it is characterized in that: described resistance pressure-dividing network is by four divider resistance Ra, Rd, Re, Rf is in series, be used to provide three feedback voltages, i.e. first feedback voltage Vfb+Δ V, second feedback voltage Vfb and the 3rd feedback voltage Vfb-Δ V.
In above-mentioned circuit, on the node between error amplifier and the efferent duct, also connect one first charge discharging resisting control circuit, be used for gate capacitance rapid discharge to efferent duct.
In above-mentioned circuit, the first charge discharging resisting control circuit is connected and composed successively by one first comparator device comp1, a MOS switch MN1 and a current source, and wherein: the input end of this first comparator device comp1 meets reference voltage Vref and first feedback voltage Vfb+Δ V respectively.
In above-mentioned circuit, it also comprises second a charge discharging resisting control circuit that is connected on the connected node of described load and resistance pressure-dividing network, is used for the electric capacity of load is carried out rapid discharge.
In above-mentioned circuit, the second charge discharging resisting control circuit is by one second comparator device comp2, one the 2nd MOS switch MN2 and a resistance R b connect and compose successively, and wherein: the input of this second comparer meets reference voltage Vref and the 3rd feedback voltage Vfb-Δ V respectively.
Owing to adopted above-mentioned technical solution, the present invention is not influencing under the situation of indexs such as quiescent current, utilize the transient state controlled current flow to accelerate to the discharge of the gate capacitance of output power pipe MPX and the discharge of output capacitance, thereby improved the transient response of LDO greatly, and circuit scale and chip area all there is not too many variation.
Description of drawings
Fig. 1 is the electrical block diagram of existing LDO output voltage;
Fig. 2 is the transient response simulation waveform figure of a kind of LDO in typical case;
Fig. 3 is the electrical block diagram of LDO output voltage of the present invention;
Fig. 4 LDO of the present invention adds the resultant transient response simulation waveform of same simulated conditions figure;
Fig. 5 is the enlarged diagram of first three waveform among Fig. 4.
Embodiment
As shown in Figure 3, the circuit of LDO output voltage of the present invention, based on the existing circuit of being formed by efferent duct 103, error amplifier 102, reference voltage source 101, resistance pressure-dividing network and load 105, its difference is: resistance pressure-dividing network 204 provides three feedback voltages, be respectively Vfb, than slightly high voltage Vfb+ Δ V of Vfb and the voltage Vfb-Δ V more lower slightly than Vfb.
The first charge discharging resisting control circuit 206 is for the gate capacitance rapid discharge to efferent duct 203, and by one first comparator device comp1, one the one MOS switch MN1 and a current source constitute.The input end of the first comparer comp1 meets reference voltage Vref and voltage Vfb+ Δ V slightly higher than feedback voltage that benchmark produces respectively.
The second charge discharging resisting control circuit 207 is for to load 205 electric capacity rapid discharges.By one second comparator device, one the 2nd MOS switch and a resistance constitute.The input of the second comparer comp2 meets reference voltage Vref and voltage Vfb-Δ V more lower slightly than feedback voltage that benchmark produces respectively.
Two switching tubes of two comparer control are given the discharge of MPX gate capacitance and output load capacitance under specific circumstances, accelerate stable.Δ V chooses according to actual conditions, recommends about 30mV, and resistance R d, the value of Re (this road electric current is approximately 5uA) in the application of typical LDO can be taken at 5k-7k ohm.
Add same condition emulation for LDO of the present invention and obtain Fig. 4, first waveform is a load current among Fig. 4, and second waveform is output voltage, and the 3rd waveform is the grid voltage VG of MPX, and the 4th waveform is the grid voltage SW1 of MN1, and the 5th waveform is the grid voltage SW2 of MN2.
Vref=Vfb when load is stablized (very approaching in other words), comparer comp1 and comparer comp2 export low, and MN1 and MN2 end, system stability work.
When load was changed from small to big, output voltage VO UT descended, and when Vfb+ Δ V was lower than Vref, efferent duct, the first charge discharging resisting control circuit 206 worked.First comparer comp1 upset, SW1 uprises, a MN1 conducting, the gate capacitance of MPX is discharged rapidly, and VG is step-down faster, makes MPX conducting electric current become big fast, and output current increases fast, burning voltage.VOUT replys, and Vfb replys, and steady state (SS) is got back in the comp1 upset.Second this process of comparer comp2 is constant.
Load is from large to small the time, and output voltage VO UT rises, and when Vfb-Δ V was higher than Vref, load, second capacitance charge control circuit 207 of releasing worked.Comparer comp2 upset, SW2 uprises, the MN2 conducting, making CL go up too high voltage can release fast via Rb, and the resistance of Rb has determined the size of leakage current, and output voltage is reduced fast, reaches stable.VOUT replys, and Vfb replys, and steady state (SS) is got back in the comp2 upset.First this process of comparer comp1 is constant.
In order better to compare with original LDO, first three waveform in the enlarged drawing 4 obtains Fig. 5.
With existing LDO relatively, by the 1mA transition during to 150mA, the grid voltage VG of MPX descends rapider LDO of the present invention in load, output is promptly replied when dropping to 1.63V, and original LDO drops to 1.53V and just begins answer.The leakage current of VG is a transient current, can not influence the quiescent dissipation of LDO.
When load by the 150mA transition during to 1mA, existing LDO needs about 37us just to tend towards stability (is standard with output ± 5mV), 85us is complete stability (stablize do not become standard with VOUT and VG).LDO of the present invention only needs just to tend towards stability the 40us complete stability about 5us.
Above embodiment is only for the usefulness that the present invention is described, but not limitation of the present invention, person skilled in the relevant technique, under the situation that does not break away from the spirit and scope of the present invention, can also make various conversion or modification, therefore all technical schemes that are equal to also should belong within the category of the present invention, should be limited by each claim.And include within the scope of claim.
Claims (1)
1. circuit of accelerating stabilizing low voltage difference linear stabilizer output voltage, based on the circuit of being formed by efferent duct (103), error amplifier (102), reference voltage source (101), resistance pressure-dividing network and load (105), comprise a reference voltage (Vref) and the feedback voltage (Vfb) by described resistance pressure-dividing network output by described reference voltage source (101) output, it is characterized in that:
Described resistance pressure-dividing network (204) is to be in series by four divider resistances (Ra, Rd, Re, Rf), is used to provide three feedback voltages, i.e. first feedback voltage (Vfb+ Δ V), second feedback voltage (Vfb) and the 3rd feedback voltage (Vfb-Δ V);
On the node between described error amplifier (102) and the efferent duct (103), also connect one first charge discharging resisting control circuit (206), be used for gate capacitance rapid discharge to efferent duct (103), the described first charge discharging resisting control circuit (206) is connected and composed successively by one first comparator device (comp1), a MOS switch (MN1) and a current source, and wherein: the input end of this first comparator device (comp1) connects reference voltage (Vref) and first feedback voltage (Vfb+ Δ V) respectively;
The one second charge discharging resisting control circuit (207) that is connected on the connected node of described load (105) and resistance pressure-dividing network (204) is used for the electric capacity of load (105) is carried out rapid discharge; The described second charge discharging resisting control circuit (207) is by one second comparator device (comp2), a MOS switch (MN2) and a resistance (Rb) connect and compose successively, and wherein: the input of this second comparer connects reference voltage (Vref) and the 3rd feedback voltage (Vfb-Δ V) respectively.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100238797A CN100414469C (en) | 2006-02-15 | 2006-02-15 | Circuit for speeding up stabilizing low voltage difference linear stabilizer output voltage |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100238797A CN100414469C (en) | 2006-02-15 | 2006-02-15 | Circuit for speeding up stabilizing low voltage difference linear stabilizer output voltage |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1821922A CN1821922A (en) | 2006-08-23 |
| CN100414469C true CN100414469C (en) | 2008-08-27 |
Family
ID=36923328
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2006100238797A Expired - Fee Related CN100414469C (en) | 2006-02-15 | 2006-02-15 | Circuit for speeding up stabilizing low voltage difference linear stabilizer output voltage |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100414469C (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104793682A (en) * | 2015-04-15 | 2015-07-22 | 广州中大微电子有限公司 | Multistage multiple output power management circuit |
| CN109586558A (en) * | 2018-11-28 | 2019-04-05 | 武汉精立电子技术有限公司 | A kind of powered-down waveform compilation control system of power supply and method |
Families Citing this family (28)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100432886C (en) * | 2006-10-25 | 2008-11-12 | 华中科技大学 | Double ring low differential voltage linear voltage stabilizer circuit |
| US7626367B2 (en) * | 2006-11-21 | 2009-12-01 | Mediatek Inc. | Voltage reference circuit with fast enable and disable capabilities |
| CN101183270B (en) * | 2007-11-21 | 2010-06-02 | 北京中星微电子有限公司 | Low pressure difference voltage stabilizer |
| CN101419479B (en) * | 2008-12-10 | 2012-05-23 | 武汉大学 | Low-voltage difference linear constant voltage regulator with novel structure |
| JP5421133B2 (en) * | 2009-02-10 | 2014-02-19 | セイコーインスツル株式会社 | Voltage regulator |
| WO2012003597A1 (en) * | 2010-07-05 | 2012-01-12 | St-Ericsson Sa | Voltage regulator circuit |
| CN101957625B (en) * | 2010-11-12 | 2013-07-31 | 复旦大学 | Low dropout linear voltage regulator for driving nF-stage load |
| CN102393779B (en) * | 2011-10-18 | 2014-04-09 | 中国科学院微电子研究所 | LDO (low dropout regulator) circuit with compensation circuit |
| CN103383581B (en) * | 2012-05-04 | 2016-05-25 | 瑞昱半导体股份有限公司 | A kind of tool transient response strengthens machine-processed voltage regulating device |
| CN102759942B (en) * | 2012-06-25 | 2014-09-17 | 中国兵器工业集团第二一四研究所苏州研发中心 | Transient state intensifier circuit applicable for capacitance-free large power low voltage difference linear voltage regulator |
| CN104714584B (en) * | 2013-12-13 | 2016-04-06 | 芯视达***公司 | There is voltage regulator and the control method thereof of multi output scope |
| US9886044B2 (en) * | 2015-08-07 | 2018-02-06 | Mediatek Inc. | Dynamic current sink for stabilizing low dropout linear regulator (LDO) |
| CN107102676A (en) * | 2016-02-22 | 2017-08-29 | 联发科技（新加坡）私人有限公司 | Low pressure difference linear voltage regulator |
| CN107102668A (en) * | 2016-02-22 | 2017-08-29 | 联发科技（新加坡）私人有限公司 | Low pressure difference linear voltage regulator |
| CN107102666A (en) * | 2016-02-22 | 2017-08-29 | 联发科技（新加坡）私人有限公司 | Low pressure difference linear voltage regulator |
| CN106227282A (en) * | 2016-07-27 | 2016-12-14 | 中国航天科技集团公司第九研究院第七七研究所 | There is multi-mode and control the high-reliability low-pressure difference linear constant voltage regulator circuit of function |
| CN107102680A (en) * | 2017-07-04 | 2017-08-29 | 何金昌 | A kind of low noise low pressure difference linear voltage regulator |
| CN107368139B (en) * | 2017-07-29 | 2018-11-06 | 泉州格罗特机电设备有限公司 | Low-noise L DO of integrated chip circuit |
| CN109375693A (en) * | 2018-02-26 | 2019-02-22 | 上海安路信息科技有限公司 | A kind of voltage adjuster |
| CN111404364B (en) * | 2020-03-10 | 2021-11-16 | 苏州浪潮智能科技有限公司 | Information processing chip discharge circuit |
| CN111474974B (en) * | 2020-04-30 | 2022-07-01 | 上海维安半导体有限公司 | Method for improving transient response of LDO (low dropout regulator) during sudden change from heavy load to light load or no load |
| CN112684843B (en) * | 2020-12-18 | 2022-12-27 | 中国电子科技集团公司第四十七研究所 | Digital-analog hybrid linear voltage regulator system |
| CN113359921A (en) * | 2021-06-22 | 2021-09-07 | 无锡力芯微电子股份有限公司 | Linear voltage regulator with fast transient response operation capability |
| CN113341214B (en) * | 2021-07-22 | 2023-09-08 | 深圳市江芯电子科技有限公司 | Microprocessor power supply voltage monitoring system |
| CN114003080A (en) * | 2021-11-02 | 2022-02-01 | 无锡中微爱芯电子有限公司 | Method and circuit for eliminating output overshoot of linear voltage regulator |
| US11641159B1 (en) * | 2021-11-16 | 2023-05-02 | Psemi Corporation | Fast detection and discharge for charge pump controller |
| CN115167600B (en) * | 2022-07-29 | 2023-07-11 | 西安微电子技术研究所 | Low-dropout linear voltage regulator circuit capable of resisting output voltage transient overshoot |
| CN115756070B (en) * | 2022-10-15 | 2023-07-25 | 北京伽略电子股份有限公司 | Low dropout linear voltage regulator and voltage stabilizing system |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6246221B1 (en) * | 2000-09-20 | 2001-06-12 | Texas Instruments Incorporated | PMOS low drop-out voltage regulator using non-inverting variable gain stage |
| US6465994B1 (en) * | 2002-03-27 | 2002-10-15 | Texas Instruments Incorporated | Low dropout voltage regulator with variable bandwidth based on load current |
| CN1661509A (en) * | 2004-02-27 | 2005-08-31 | 得州仪器公司 | Efficient frequency compensation for linear voltage regulators |
-
2006
- 2006-02-15 CN CNB2006100238797A patent/CN100414469C/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6246221B1 (en) * | 2000-09-20 | 2001-06-12 | Texas Instruments Incorporated | PMOS low drop-out voltage regulator using non-inverting variable gain stage |
| US6465994B1 (en) * | 2002-03-27 | 2002-10-15 | Texas Instruments Incorporated | Low dropout voltage regulator with variable bandwidth based on load current |
| CN1661509A (en) * | 2004-02-27 | 2005-08-31 | 得州仪器公司 | Efficient frequency compensation for linear voltage regulators |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104793682A (en) * | 2015-04-15 | 2015-07-22 | 广州中大微电子有限公司 | Multistage multiple output power management circuit |
| CN104793682B (en) * | 2015-04-15 | 2016-04-13 | 广州中大微电子有限公司 | A kind of multistage multi-output power supply management circuit |
| CN109586558A (en) * | 2018-11-28 | 2019-04-05 | 武汉精立电子技术有限公司 | A kind of powered-down waveform compilation control system of power supply and method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1821922A (en) | 2006-08-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100414469C (en) | Circuit for speeding up stabilizing low voltage difference linear stabilizer output voltage | |
| US10256727B2 (en) | Multi-phase power supply with DC-DC converter integrated circuits having current sharing function | |
| CN100438290C (en) | Dc-dc converter and converter device | |
| US20170040898A1 (en) | Buck-boost converter and method for controlling buck-boost converter | |
| CN103186158B (en) | Voltage regulator with improved voltage regulator response and reduced voltage drop | |
| CN101534050B (en) | Dc-dc converter | |
| CN101449451B (en) | A charge pump controller and a method thereof | |
| CN101097456B (en) | Voltage regulator | |
| CN102857093A (en) | Voltage converter and related voltage converting method | |
| CN108616210B (en) | Drive circuit, control circuit and bootstrap voltage refreshing method of switching converter | |
| CN113110694B (en) | Low dropout regulator circuit with current surge suppression | |
| US20040263231A1 (en) | Reconfigurable topology for switching and charge pump negative polarity regulators | |
| CN104063001A (en) | Low-dropout regulator and method for using same | |
| CN101051233A (en) | Voltage regulating circuit and voltage regulating method for preventing input voltage sudden fall | |
| CN109412408B (en) | Charge pump circuit and load driving method thereof | |
| CN101340148A (en) | Low difference voltage regulator and power source converter | |
| CN104679084B (en) | Voltage calibration circuit and low pressure difference linearity voltage-stabilizing system | |
| CN110829830B (en) | Output self-adaptive charge pump follower circuit based on LDO (low dropout regulator) | |
| Vuthchhay et al. | Dynamic modeling and control of a zeta converter | |
| Chen et al. | A new buck converter with optimum-damping and dynamic-slope compensation techniques | |
| JP2006163814A (en) | Power supply circuit | |
| CN113783428A (en) | Mixed-mode boost converter | |
| CN113711482B (en) | Power management system and electronic device | |
| CN112787505A (en) | DC-DC converter and control circuit and control method thereof | |
| WO2023280328A1 (en) | Switching converter and control circuit thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080827 Termination date: 20180215 |