CN100377220C - Dither signal detecting device in dither phase synchronous locking phase loop and method thereof - Google Patents
Dither signal detecting device in dither phase synchronous locking phase loop and method thereof Download PDFInfo
- Publication number
- CN100377220C CN100377220C CNB031160778A CN03116077A CN100377220C CN 100377220 C CN100377220 C CN 100377220C CN B031160778 A CNB031160778 A CN B031160778A CN 03116077 A CN03116077 A CN 03116077A CN 100377220 C CN100377220 C CN 100377220C
- Authority
- CN
- China
- Prior art keywords
- dither signal
- mentioned
- slope
- phase
- dither
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Analogue/Digital Conversion (AREA)
Abstract
The present invention relates to a device and a method for detecting dither signals in a synchronous phase locked loop of dither phase. In the synchronous phase locked loop of dither phase, after an analog dither signal is filtered and passes through an A/D converting optical disc, the slope of the dither signal experiencing A/D conversion is detected, and the apex of the dither signal is determined and detected according to the slope; a dither signal which is in the form of a spherical wave and passes from a low level to a high level is detected on the apex; however, the date varying values of sampled dither signals and preset weighting values which are mutually different are calculated and accumulated in a determined area, and thereby, the slope is detected, which can prevent errors of slope detection caused by high frequency inflow resulted from notch or spark phenomenon in the analog dither signal in advance. Therefore, the present invention can detect stable dither signals.
Description
(1) technical field
Content of the present invention is to belong in the enterprising line data record of the CD that can write down or DVD CD or the field of reading, refer in particular on the master phase synchronous phase-locked loop recording impulse frequency or the read pulse frequency that produce output, can with the synchronous a kind of dither signal pick-up unit and the method for shaking in the phase-locking phase-locked loop of dither signal of reading on the CD.
(2) background technology
At first, Fig. 1 is the expression of summary, for the formation of existing shake phase-locking phase-locked loop, above-mentioned shake phase-locking phase-locked loop constitutes 100 (the following Wobble of crying PLL) and comprises: dither signal chopper 12, phase error detector 13, loop filter 14, digital control generator DCO15.
On the other hand, from the CD that can write down, for example the CD of the DVD-RW dither signal of reading is a push-pull signal, filter with bandpass filter BPF10, remove high frequency interference, behind dc offset (DC Offset) composition, carried out A/D by A/D transducer ADC11 and be transformed to digital signal.
Also have, the dither signal chopper 12 of above-mentioned shake phase-locking phase-locked loop Wobble PLL200 is, after the dither signal of above-mentioned A/D conversion carried out copped wave by the benchmark of setting in advance (for example zero reference), as shown in Figure 2, dither signal output with the square wave form, above-mentioned phase error detector 13 is, relatively calculate after the PLL pulse and the phase error between the above-mentioned dither signal chopper 12 detected dither signals of above-mentioned digital control generator 15 outputs, export out with phase-locked loop filter 14.
On the other hand, above-mentioned phase-locked loop filter 14 is, from the phase error from above-mentioned phase error detector 13 outputs is benchmark, generation is to the phase compensation value of the PLL pulse of above-mentioned digital control generator 15 outputs, but above-mentioned loop filter 14 is the effects of fulfiling a kind of low-pass filter, makes PLL pulse jitter and the dither signal exported out from above-mentioned digital control generator 15 synchronous.
Also have, above-mentioned digital control generator 15 is by the phase compensation value that above-mentioned loop filter 14 produces, exports, to compensate the vibration cycle of present PLL pulse, the PLL frequency of generation, output jitter signal Synchronization.
On the other hand, the PLL pulse that produces, exports out according to above-mentioned Wobble PLL100 is, put on the bit-detector 16 that is input to the dither signal after the above-mentioned A/D conversion, above-mentioned bit-detector 16 is, utilize above-mentioned PLL pulse, the dither signal of A/D conversion detects the bit bit stream (BitStream) that is transformed to 1 or 0 value.
Also have, above-mentioned bit bit stream is carried in the synchronizing indicator 17 of synchronous images of dither signal, generate output with synchronous images corresponding synchronous signal; In addition, from the bit bit stream of above-mentioned bit-detector 16 outputs, arrive the address decoder 18 of the physical address of decoding CD; Synchronizing signal with above-mentioned synchronizing indicator 17 is a benchmark, fulfils the decoding running, with the physical address output of CD, as the input of main synchronous phase-locked loop 300.
On the other hand, the phase error detector 13 of above-mentioned existing Wobble PLL100 is, as shown in Figure 3, the dither signal of A/D conversion is at anodal (POSITIVE), joining (the NZCP:Negative Zero Crossing Point of phase error detection at negative pole and zero point, hereinafter referred to as NZCP) on, determine the Time Calculation value of the oscillation frequency of above-mentioned digital control generator 15, the Time Calculation value that for example freely reduces (Free Down) is to compensate mutually according to detected phase error on the above-mentioned NZCP point.
At this moment, the situation (Lead Case) that the phase place of the dither signal after the phase place of the PLL pulse that produces on the above-mentioned digital control generator 15 is than A/D conversion shifts to an earlier date, above-mentioned phase error detector 13 is, as shown in Figure 3, after detecting the generation plus phase error, output to above-mentioned loop filter 14, above-mentioned loop filter 14 is to produce a spot of compensation according to above-mentioned plus phase error value, determines the Time Calculation value of the frequency cycle of digital control generator 15.
Also have, the situation (Lag Case) that the phase place of the dither signal after the phase place of the PLL pulse that produces on the above-mentioned digital control generator 15 is than A/D conversion is delayed, above-mentioned phase error detector 13 is, as shown in Figure 3, after detecting the generation negative phase error, output to above-mentioned loop filter 14, above-mentioned loop filter 14 is to produce a large amount of compensation according to above-mentioned negative phase error value, determines the Time Calculation value of the frequency of digital control generator 15.
And then, above-mentioned Wobble PLL100 detects the phase error that above-mentioned NZCP is ordered, and therefore the Time Calculation value of the frequency cycle of the above-mentioned digital control generator 15 of compensation decision continues to fulfil the PLL pulse with the synchronous phase error compensation action of dither signal.
But, nearest raising along with video disc recording density, the line-spacing of track record (Pitch) is crypto set more, therefore the cross talk effects with the dither signal of contiguous track becomes big, therefore, the signal to noise ratio (S/N ratio) S/N (Signal to Noise Ratio) of the dither signal by 10 outputs of above-mentioned bandpass filter diminishes, and occurring with existing mode is the problem that can not detect stable dither signal.
In addition, the situations such as vibrations of tracking servo and focus servosystem instability or generation cd side, flow into low-frequency fluctuation (Fluctuation) composition and direct current offset composition on the dither signal by above-mentioned bandpass filter 10 outputs, or the amplitude variations of dither signal, for example shown in Figure 4, though situation (1) lining of exporting with the stable dither signal that a certain size amplitude is arranged by the dither signal of above-mentioned bandpass filter output, through above-mentioned dither signal chopper 12 normal detected stable dither signals (2), but flow into the situation (3) of low-frequency fluctuation composition and direct current offset composition by the dither signal of above-mentioned bandpass filter 10 outputs, the perhaps amplitude variations of dither signal and flow into situation (5) lining of direct current offset composition, detect improper dither signal (4) according to above-mentioned dither signal chopper 12, (6), the problem that has therefore occurred having the phase error compensation action of shake phase-locking phase-locked loop normally not fulfil.
(3) summary of the invention
Purpose of the present invention is exactly in order to address the above problem, after the analog dither signal of shake phase-locking phase-locked loop (Wobble PLL) by band-pass filter and A/D conversion CD, detect the dither signal slope of A/D conversion, decide the summit of detecting dither signal with this, on the summit, detect the dither signal of the square wave form of senior or rudimentary transition, but the changing value and the mutual different weight of setting in advance of the calculation and the dither signal data of accumulation sampling in decide district, detect the dither signal slope with this, can prevent the mistake of analog dither signal in advance because of the caused slope detection of inflow of the high frequency of recess or spark image, and dither signal pick-up unit and method in the shake phase-locking phase-locked loop that provides.
The object of the present invention is achieved like this:
A kind of dither signal pick-up unit of shaking in the phase-locking phase-locked loop comprises:
The A/D transducer: for the A/D conversion from CD read through band-pass filter the parts of analog dither signal;
Slope detector: be with the conversion of above-mentioned A/D transducer the changing value of dither signal detect the parts of above-mentioned dither signal slope, described slope detector be in above-mentioned A/D conversion dither signal have at least two sampling decide to detect in the interval dither signal slope; And
The dither signal detecting device: utilize above-mentioned detected dither signal slope, detect the summit result of above-mentioned dither signal after, be benchmark with described summit, detect parts to the dither signal of the square wave form of senior or rudimentary transition.
In addition, a kind of dither signal detection method of shaking in the phase-locking phase-locked loop of the present invention comprises;
The 1st step: after the analog dither signal of band-pass filter and A/D conversion CD, detect the A/D conversion the dither signal slope, the slope that detects dither signal is decide each several dither signal data of deciding interval sampling in the interval at least 2 institutes to follow arbitrarily benchmark dither signal data to compare, after each calculates the size difference, addition becomes the value of accumulative total after respectively taking advantage of different weights on the size difference of calculating, afterwards, follow the reference value of setting in advance to compare the value of accumulative total and detect slope;
The 2nd step: utilize the slope of above-mentioned detected dither signal, detect the summit of above-mentioned dither signal; And
The 3rd step: the summit result of above-mentioned detected dither signal is a benchmark, detects the dither signal to the square wave form of senior or rudimentary transition.
Effect of the present invention:
The present invention is according to above-mentioned formation and formation.Dither signal pick-up unit and method in the shake phase-locking phase-locked loop, in shake phase-locking phase-locked loop, after the analog dither signal by band-pass filter and A/D conversion CD, detect the slope of the dither signal of A/D conversion, decide the summit that detects dither signal, on the summit, detect dither signal to the square wave form of senior or rudimentary transition, but checking computations accumulative total is decided the dither signal data variation value of interval interior sampling and the mutually different weight of setting in advance, detect slope with this, so can prevent in advance because of importing because therefore the slope detection error that the high frequency interference that the existing picture of recess (Notch) or spark (Spark) causes produces can detect stable dither signal in analog dither signal.
For further specifying above-mentioned purpose of the present invention, design feature and effect, the present invention is described in detail below with reference to accompanying drawing.
(4) description of drawings
What Fig. 1 represented is, for the formation of existing shake phase-locking phase-locked loop;
What Fig. 2 represented is, for the oscillogram according to the PLL pulse of existing shake phase-locking phase-locked loop phase compensation
What Fig. 3 represented is the phase error of existing shake phase-locking phase-locked loop, the Time Calculation value synoptic diagram of PLL pulse and digital oscillation device;
What Fig. 4 represented is, for the oscillogram of improper detected dither signal in existing shake phase-locking phase-locked loop;
What Fig. 5 represented is, for the formation of the shake phase-locking phase-locked loop of pick-up unit that is applicable to dither signal of the present invention and method;
What Fig. 6 represented is, according to the slope detection process of dither signal of the present invention;
What Fig. 7 represented is, according to the slope detection oscillogram of dither signal of the present invention.
What Fig. 8 represented is, according to the testing process on dither signal of the present invention summit
What Fig. 9 represented is, according to the detection waveform figure on dither signal of the present invention summit
What Figure 10 represented is, for according to the pick-up unit of dither signal of the present invention and the oscillogram of the normal detected dither signal of method;
What Figure 11 represented is, according to the present invention, with the state of the high frequency interference that comprises dither signal of slope detector input;
What Figure 12 represented is dither signal frequency detecting process according to other embodiments of the present invention;
What Figure 13 represented is dither signal frequency detecting oscillogram according to other embodiments of the present invention;
Symbol description about major part on the drawing
10: bandpass filter 11:A/D transducer
12,22: dither signal chopper 13: phase error detector
14: phase-locked loop filter 15: digital control generator
16: bit-detector 17: synchronizing indicator
18: address decoder 21: slope detector
100,200: shake phase-locking phase-locked loop 300: master phase synchronous phase-locked loop
(5) embodiment
Below, for the dither signal pick-up unit of shaking the phase-locking phase-locked loop according to the present invention and method embodiment,, elaborate with reference to accompanying drawing.
Fig. 5 is expression, according to the present invention, formation for the shake phase-locking phase-locked loop that adapts to dither signal pick-up unit and method, the formation of above-mentioned Wobble PLL200, comprise: slope detector 21, dither signal detecting device 22, phase error detector 23, loop filter 24 and digital control generator DCO25 etc.But above-mentioned slope detector 21, as reference Fig. 1 statement, the positive slope and the negative slope of the dither signal that has detected for the A/D conversion; Above-mentioned dither signal detecting device 22 according to above-mentioned positive slope and negative slope, detects the summit that determines above-mentioned dither signal, detects the dither signal to the square wave form of senior or rudimentary level transition on that summit.
In addition, in above-mentioned phase error detector 23,, export with above-mentioned loop filter 24 from the PLL pulse of above-mentioned digital control generator 25 outputs with after the phase error between the dither signal of the square wave form of above-mentioned summit grade transition compares calculating; Above-mentioned loop filter 13, the phase error of exporting with above-mentioned phase error detector 23 is a benchmark, behind the phase compensation value of generation to the PLL pulse of above-mentioned digital control generator 25, with above-mentioned digital control generator 25 outputs.
Along with, above-mentioned digital control generator 25, the phase compensation value according to above-mentioned loop filter 24 generates and exports compensates present PLL impulse hunting cycle, the PLL pulse that generation and output and dither signal are synchronous; Generate and the PLL pulse of output is to put on according to above-mentioned Wobble PLL200, import above-mentioned A/D conversion the bit-detector 16 of dither signal; Above-mentioned bit-detector 16, utilize above-mentioned PLL pulse and A/D conversion dither signal detect and to be transformed to bit bit stream (BIT Stream) with 1 or 0 value.
Also have, above-mentioned bit bit stream be carried in the synchronizing indicator 17 of the synchronous images of dither signal, generate and output corresponding to the synchronizing signal of that synchronous images; In addition, separate the address scrambler 18 of the physical address sign indicating number of CD from the bit diffluence of above-mentioned bit-detector 16 outputs, synchronizing signal with above-mentioned synchronizing indicator 17 is a benchmark, fulfil the decoding running, therefore the physical address of CD is outputed to main synchronous phase-locked loop 300, continue to fulfil and allow the synchronous phase error compensation that links up of PLL pulse and dither signal operate.Detect the program of moving, following being described in detail for dither signal according to above-mentioned slope detector 21 and 22 formation of dither signal detecting device.
Fig. 6 and Fig. 7 are expressions, the slope detection oscillogram of the slope detection process of dither signal and dither signal according to the present invention.As shown in Figure 6, analog dither signal by bandpass filter 10 outputs, after A/D transducer 11A/D conversion, situation with above-mentioned slope detector 21 inputs, above-mentioned slope detector 21 is, for remove be blended in above-mentioned A/D conversion the high frequency interference composition of dither signal, at the certain hour of the digital dither signal data of A/D conversion before this, for example the data of A/D conversion are relatively big or small 10% cycle of dither signal before again.
Also have, its fiducial value and the discrepant situation of setting in advance of reference value (Threshold) (for example more than 2), detect the slope of dither signal, as shown in Figure 6, the dither signal of one-period is sampled as under 70 dither signal data (70sample) state, A/D conversion now the data of digital dither signal be 110110 * * (* * be to ignore), the data of the 10% digital dither signal of taking a sample before in dither signal cycle, promptly 7 in the past the dither signal data of sampling be 111101 * * situation of (* * be to ignore), that fiducial value 110110 * *-111101 * * become (-) value that difference more than 2 is arranged, therefore at this moment determine the slope of dither signal, above-mentioned situation detects negative slope.
On the one hand, above-mentioned fiducial value has the situation of (+) value of 2 above differences, detects negative dither signal slope; Therefore above-mentioned slope detector 21 as shown in Figure 6, detects each, the high positive slope detection signal when the high negative slope detection signal the during situation of above-mentioned fiducial value (-) and the situation of above-mentioned fiducial value (+).
And then, input is at the positive slope detection signal and the negative slope detection signal of above-mentioned dither signal detecting device 22, as each different waveform that has shown in Figure 7.
On the one hand, Fig. 8 and Fig. 9 represent, according to the testing process on dither signal of the present invention summit and the detection waveform figure on dither signal summit, above-mentioned dither signal detecting device 22, as statement, the situation of input positive slope detection signal and negative slope detection signal, till for example beginning negative slope signal from above-mentioned positive detection signal, be accumulated in positive slope value and the negative slope value that exists in that WINDOW after forming the window (WINDOW) of false picture, but the length of above-mentioned WINDOW can be set 1/2 value (T/2) of the one-period (1T) of a dither signal.
Also have, the value of more above-mentioned each accumulation, above-mentioned positive slope accumulating value is exported high rank than the big situation of above-mentioned negative slope value; Above-mentioned positive slope accumulating value is exported low rank than the little situation of above-mentioned negative slope value.
And then, above-mentioned dither signal detecting device 22, according to above-mentioned positive slope detection signal and negative slope detection signal, after detecting the summit result of decision analog dither signal, detect the dither signal of the square wave shape of high or low level on that summit, therefore analog dither signal, positive slope, negative slope and in the detected dither signal of above-mentioned dither signal detecting device, each has as waveform shown in Figure 9.
Then, as shown in Figure 10, above-mentioned dither signal detecting device 22 is by the dither signal of above-mentioned bandpass filter output, export under the situation of stable dither signal (1), normally detect the stable dither signal (2) of level transition on the summit of dither signal with a certain size amplitude; Above-mentioned dither signal detecting device 22, on dither signal, import the situation (3) of low-frequency fluctuation composition and direct current offset composition by above-mentioned bandpass filter output, perhaps under the situation of the variable and direct current offset composition of input jiffer signal amplitude (5), also can detect stable dither signal (4), (6) of level transition on the dither signal summit.
Reference, utilize and pass through as the detected dither signal of above-mentioned process, guarantee a series of actions of the phase error of PLL pulse, can replace with various embodiment, the MSKSignal that puts down in writing on Fig. 4 and Figure 10 shows in addition, according to the common dither signal of the minimum shift keying in various dither signal modulation system (Minimum ShiftKeying) modulation system modulation.
On the other hand, on the analog dither signal of having filtered by above-mentioned bandpass filter 10, inflow comprises the situation of the high frequency interference of recess or spark image, to slope detection method, do following detailed description the in detail with reference to accompanying drawing for the slope detection mistake of the dither signal that prevents to take place because of that high frequency interference.
At first, as shown in Figure 11, above-mentioned A/D transducer 11 is on the analog dither signal (representing with dotted line) of having filtered by above-mentioned bandpass filter 10, flow into the situation that radio-frequency component disturbs, input comprises the dither signal (representing with heavy line) of the high frequency interference of recess or spark image.
And then, dither signal data in above-mentioned A/D transducer 11 sampling or A/D conversion are the data values that have according to the irregular growth of interference of above-mentioned recess or spark image, for example as shown in Figure 11, with the corresponding dither signal data of original dither signal, extraction comprises the dither signal data value of the dither signal of high frequency interference, under the sampling situation (Good Sampling Case) that X (0)～X (n) is good, normally export with above-mentioned slope detector 21, but with the original different dither signal data of dither signal, extraction comprises recess or the spark dither signal data value of the dither signal of the high frequency interference of picture now, use X ' (0)～X ' (n) under the basic sampling situation (Bed Sampling Case), with above-mentioned slope detector 21 outputs.
Promptly, as ' A ' interval shown in Figure 11, dither signal value X (1) in sampling on the n+2 time is bigger relatively than the dither signal value X (2) of sampling on the n+3 time, therefore the situation that on those 2, compares dither signal data value decision slope, no matter dither signal originally increases, detect the slope (Slope Decision Error) that wrong dither signal reduces.
Therefore, above-mentioned slope detector 21, as shown in Figure 12, generate the window WINDOW that institute decides several intervals (for example get 11 dither signal data value X (0)～X (10) decide the interval) more than 2, after the data value X (0) of first dither signal of sampling in the above-mentioned WINDOW is decided to be benchmark dither signal data value, each dither signal data value X (the 0)～X (10) that takes a sample in order with heel compares, after calculating difference, each is taken advantage of and calculates weight W (the 0)～W (10) that has nothing in common with each other to that difference.
Also have, the weight that has nothing in common with each other as above-mentioned accumulative total each take advantage of calculate after, relatively in order to detect positive reference value (Positive Threshold Value) that positive slope set in advance and, to detect positive slope and negative slope to the dither signal in above-mentioned WINDOW in order to detect the negative reference value (Positive Threshold Value) that negative slope has been set in advance.
At this moment, above-mentioned weight (W (0)～W (10)) is set the benchmark dither signal data value X (0) of first sampling in the above-mentioned WINDOW and the mistiming between each dither signal data value (X (1)～X (10)) of sampling or the value (W (1)＜W (2) of growth in order in proportion later in advance for ... W (2)＜W (10).
Also have, above-mentioned WINDOW by as above-mentioned process, detects the situation of the slope of the dither signal in corresponding WINDOW1, as shown in Figure 12, converts WINDOW2 to.
And then, above-mentioned slope detector 21, above-mentioned first dither signal data value X (1) that converts in the WINDOW2 is a benchmark, relatively the dither signal data value (X (1)～X (10)) of each sampling is calculated difference in corresponding WINDOW, fulfil a series of runnings of taking advantage of the weight that has nothing in common with each other repeatedly, this mathematical formulae is as follows.
-formula 1
Y(k)＝Sp(k)+Sn(k)
if(Y(k)＜Nth)？ Slope(k)＝Neqative
else?if(Nth＜Y(k)＜Pth？Slope(k)＝Zero
else?if(Pth＜Y(k))？ Slope(k)＝Positive
At this moment, N is the size of data of accumulative total, X (n) is the data of sampling, and X (0) is the reference data of sampling, and W (n) is the weight to two data slopes of sampling, Sp (K) is the weight of X (0) for the data positive slope of each sampling of benchmark accumulative total, Sn (K) is the weight of X (0) for the data minus slope of each sampling of benchmark accumulative total, and Y (k) is the value of accumulative total, and Pth is positive reference value, Nth is negative reference value, and Slope (n) is the slope of X (0).
And then, according to the positive slope detection signal and the negative slope detection signal formula that go out as above-mentioned mathematical expression and motion detection, as shown in Figure 13, be output as the stable waveform of removing the high frequency interference composition, therefore the above-mentioned dither signal detecting device 22 with reference to Fig. 8 statement can detect the summit more accurately, on analog dither signal, comprise recess or the spark situation of the high frequency interference of picture now, also can prevent, because of high frequency interference to dither signal generation slope detection mistake.
More than, illustrated embodiment, for predetermined purpose is launched, above-mentioned slope detector 21 and dither signal detecting device 22, also have phase error detector 23 be can become one structure-integrated.
Those of ordinary skill in the art will be appreciated that, above embodiment is used for illustrating the present invention, and be not to be used as limitation of the invention, as long as in connotation scope of the present invention, all will drop in the scope of claims of the present invention variation, the modification of the above embodiment.
Claims (11)
1. pick-up unit of shaking the dither signal in the phase-locking phase-locked loop, its feature comprises:
The A/D transducer: for the A/D conversion from CD read through band-pass filter the parts of analog dither signal;
Slope detector: be with the conversion of above-mentioned A/D transducer the changing value of dither signal detect the parts of above-mentioned dither signal slope, described slope detector be in above-mentioned A/D conversion dither signal have at least two sampling decide to detect in the interval dither signal slope; And
The dither signal detecting device: utilize above-mentioned detected dither signal slope, detect the summit result of above-mentioned dither signal after, be benchmark with described summit, detect parts to the dither signal of the square wave form of senior or rudimentary transition.
2. the pick-up unit of the dither signal in the shake phase-locking phase-locked loop as claimed in claim 1, it is characterized in that described slope detector have at least two sampling decide to detect in the interval dither signal slope, be meant at least 2 decide in the interval, each several dither signal data values of deciding interval sampling are compared with benchmark dither signal data value arbitrarily, after each calculates the size difference, addition becomes the value of accumulative total after respectively taking advantage of different weights on the size difference of calculating, afterwards, positive slope and the negative slope that value that adds up and the reference value of setting are in advance compared and detected above-mentioned dither signal.
3. the pick-up unit of the dither signal in the shake phase-locking phase-locked loop as claimed in claim 2, it is characterized in that described weight is meant, the mutually different value of setting the mistiming between each dither signal data value of said reference dither signal data value and above-mentioned sampling in advance for or increasing in proportion.
4. the pick-up unit of the dither signal in the shake phase-locking phase-locked loop as claimed in claim 2 is characterized in that described benchmark dither signal data value is meant, in described first dither signal data of deciding sampling in the interval.
5. the pick-up unit of the dither signal in the shake phase-locking phase-locked loop as claimed in claim 2 is characterized in that describedly deciding the interval and being meant, has the window limit of institute's measured length correspondence of two above dither signal data values to set according to sampling at least.
6. the pick-up unit of the dither signal in the shake phase-locking phase-locked loop as claimed in claim 1, when it is characterized in that described slope detection, described have at least two sampling decide in the interval, setting first first dither signal data value of deciding interval that corresponding window sampling in advance is benchmark dither signal data value, change above-mentioned decide interval that corresponding window after, first dither signal data value between this transition zone becomes benchmark dither signal data value, fulfils above-mentioned slope detection repeatedly.
7. the dither signal detection method in the shake phase-locking phase-locked loop of a pick-up unit of using the dither signal in the shake phase-locking phase-locked loop as claimed in claim 1, its feature comprises;
The 1st step: after the analog dither signal of band-pass filter and A/D conversion CD, detect the A/D conversion the dither signal slope, the slope that detects dither signal is decide each several dither signal data of deciding interval sampling in the interval at least 2 institutes to follow arbitrarily benchmark dither signal data to compare, after each calculates the size difference, addition becomes the value of accumulative total after respectively taking advantage of different weights on the size difference of calculating, afterwards, follow the reference value of setting in advance to compare the value of accumulative total and detect slope;
The 2nd step: utilize the slope of above-mentioned detected dither signal, detect the summit of above-mentioned dither signal; And
The 3rd step: the summit result of above-mentioned detected dither signal is a benchmark, detects the dither signal to the square wave form of senior or rudimentary transition.
8. the detection method of the dither signal in the shake phase-locking phase-locked loop as claimed in claim 7, it is characterized in that described weight is meant, the mutually different value of setting the mistiming between each dither signal data value of said reference dither signal data value and above-mentioned sampling in advance for or increasing in proportion.
9. the detection method of the dither signal in the shake phase-locking phase-locked loop as claimed in claim 7 is characterized in that described benchmark dither signal data value is meant, in above-mentioned first dither signal data of deciding sampling in the interval.
10. the detection method of the dither signal in the shake phase-locking phase-locked loop as claimed in claim 7 is characterized in that describedly deciding the interval and being meant, has the window limit of institute's measured length correspondence of two above dither signal data values to set according to sampling at least.
11. the detection method of the dither signal in the shake phase-locking phase-locked loop as claimed in claim 7, when it is characterized in that described slope detection, described have at least two sampling decide in the interval, setting first first dither signal data value of deciding interval that corresponding window sampling in advance is benchmark dither signal data value, change above-mentioned decide interval that corresponding window after, first dither signal data value between this transition zone becomes benchmark dither signal data value, fulfils above-mentioned slope detection repeatedly.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB031160778A CN100377220C (en) | 2003-03-31 | 2003-03-31 | Dither signal detecting device in dither phase synchronous locking phase loop and method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB031160778A CN100377220C (en) | 2003-03-31 | 2003-03-31 | Dither signal detecting device in dither phase synchronous locking phase loop and method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1534618A CN1534618A (en) | 2004-10-06 |
| CN100377220C true CN100377220C (en) | 2008-03-26 |
Family
ID=34284571
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB031160778A Expired - Fee Related CN100377220C (en) | 2003-03-31 | 2003-03-31 | Dither signal detecting device in dither phase synchronous locking phase loop and method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100377220C (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4317826B2 (en) * | 2005-03-10 | 2009-08-19 | パナソニック株式会社 | Jitter detector |
| CN101594130B (en) * | 2009-07-02 | 2012-05-09 | 中国电子科技集团公司第五十四研究所 | Slope frequency detection mode based pulse wireless low jitter transmission method |
| CN102103163B (en) * | 2010-12-16 | 2012-11-14 | 泰豪科技股份有限公司 | Method for measuring arbitrary waveform estimated based on synchronous lock phase and half-wave |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6345018B1 (en) * | 1999-08-04 | 2002-02-05 | Ricoh Company, Ltd. | Demodulation circuit for demodulating wobbling signal |
| CN1335681A (en) * | 2000-07-20 | 2002-02-13 | 三星电子株式会社 | Jitter tester and lock phase ring using with tested flutter |
| CN1345036A (en) * | 2000-05-15 | 2002-04-17 | 松下电器产业株式会社 | Optical disk device and phase-locked loop circuit |
-
2003
- 2003-03-31 CN CNB031160778A patent/CN100377220C/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6345018B1 (en) * | 1999-08-04 | 2002-02-05 | Ricoh Company, Ltd. | Demodulation circuit for demodulating wobbling signal |
| CN1345036A (en) * | 2000-05-15 | 2002-04-17 | 松下电器产业株式会社 | Optical disk device and phase-locked loop circuit |
| CN1335681A (en) * | 2000-07-20 | 2002-02-13 | 三星电子株式会社 | Jitter tester and lock phase ring using with tested flutter |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1534618A (en) | 2004-10-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2114011B1 (en) | Cycle slip detection for timing recovery | |
| US6792063B1 (en) | Frequency control/phase synchronizing circuit | |
| CN100517493C (en) | Jitter detection apparatus | |
| DE69622095T2 (en) | Method and device for data reproduction | |
| US6809997B2 (en) | Apparatus and method for detecting wobble signal read from optical disc | |
| US6633443B1 (en) | Peak shift correction circuit and magnetic storage medium playback apparatus | |
| US5598396A (en) | Optical disk reproducing apparatus | |
| CN100377220C (en) | Dither signal detecting device in dither phase synchronous locking phase loop and method thereof | |
| TWI298978B (en) | ||
| KR100846773B1 (en) | Apparatus for detecting and correcting wobble error and Phase Locked Loop circuit thereby | |
| KR20050004122A (en) | Phase error determination method and digital pll device | |
| EP0997902B1 (en) | Frequency control apparatus and digital signal reproducing apparatus | |
| KR100545804B1 (en) | Wobble signal detection apparatus and method in wobble phase locked loop | |
| CN1527302A (en) | Jitter signal detecting device and method for jitter phase synchronizing phase-locked loop | |
| US5694064A (en) | Peak detection circuit and magnetic storage medium playback apparatus | |
| US20040027948A1 (en) | Reproducing apparatus and related computer program | |
| EP0700045A2 (en) | Reference clock generation circuit | |
| KR100525854B1 (en) | Apparatus and method for detecting a wobble signal in wobble phase locked loop | |
| JP3661893B2 (en) | Optical disk playback device | |
| CN1534614A (en) | Dither signal detecting device and method | |
| JPH09147499A (en) | Data detecting device | |
| CN1296929C (en) | Absolute time bit data generator of optical disk and its generation method | |
| JP2543092B2 (en) | Digital data reproducing device | |
| KR100793193B1 (en) | Apparatus and method for detecting a wobble signal | |
| JP3926779B2 (en) | Digital phase locked loop circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080326 Termination date: 20140331 |