CN100339630C - Solenoid valve protection circuit - Google Patents
Solenoid valve protection circuit Download PDFInfo
- Publication number
- CN100339630C CN100339630C CNB2004100286946A CN200410028694A CN100339630C CN 100339630 C CN100339630 C CN 100339630C CN B2004100286946 A CNB2004100286946 A CN B2004100286946A CN 200410028694 A CN200410028694 A CN 200410028694A CN 100339630 C CN100339630 C CN 100339630C
- Authority
- CN
- China
- Prior art keywords
- transistor
- capacitor
- solenoid valve
- input end
- logic gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Magnetically Actuated Valves (AREA)
Abstract
The present invention relates to an electromagnetic valve protection circuit which at least comprises a first transistor, a logic gate, a capacitor and a second transistor, wherein the first transistor is connected between the electromagnetic valve and an operation voltage source, and is used for applying operation voltage to start the electromagnetic valve to act; the logic gate is provided with two input ends and one output end, wherein the input ends are respectively used for receiving a control signal and a reference signal, and the output end is connected to the control end of the first transistor and is used for outputting a logic signal to control the switch of the first transistor; the capacitor is coupled to the input end of the logic gate to adjust the voltage position accuracy of the reference signal by using charging movement and discharging movement; the second transistor is coupled among the capacitor, the input ends of the logic gate and a grounded end, and can switch according to the position accuracy of the logic signal, and the second transistor can determine whether the capacitor is discharged.
Description
Technical field
The present invention is relevant with a kind of solenoid valve control circuit, particularly relevant a kind of protective circuit that can prevent the solenoid valve damage in the solenoid operated process.
Background technique
Along with the step of production of integrated circuits rapid technological improvement, development and progress that electronics technology continues impel electronic product miscellaneous all to develop towards " digitizing ".And, in order to meet the consideration of portability and practicability, at electronic product in design, all tend to compact, function is many, processing rate is come as design specification soon, so that the product of making can carry easilier, and more meets modern life requirement.Particularly after the electronic multimedia product is propagated its belief on a large scale, clip its powerful operation capacity, can handle digital materials such as various audios, image, pattern easily, the related image playback equipment that makes is subjected to developing widely and utilization.No matter be personal digital assistant device, notebook computer, walkman, digital camera or mobile phone or the like, all be subjected to general the liking and use widely of society Consumer.
What specify is, for the effective screen of these electronic products of protection, and avoids mistake to press the situation of button, and most portable electronic product all has the design of drawing-pushing type.So, when Consumer's desire is used this electronic product, just can the lid of electronic product upwards be raised by pushing a control knob.In traditional design, tend to finish the action of raising lid by the transmission of machinery or spring.But the on-off mode of this kind parts formula tends to occupy sizable space, and is unfavorable for the design of integral product lighting and downsizing.Be with, in existing design, tend to utilize the switch motion of solenoid valve, control the unlatching of its lid of electronic product or close.
Please refer to Fig. 1, this figure has shown the control circuit of typical electromagnetic valve switch.Wherein, by a transistor Q1 who is linked to electromagnetic valve element 10, come the action of control electromagnetic valve.The grid of this transistor Q1 is to be linked to a control end, and the size with according to control voltage Vx determines whether turn-on transistor Q1, and makes operating voltage Vcc ' act on electromagnetic valve element 10 and move.Because transistor Q1 is a PMOS transistor, therefore when Vx=0 (during low potential), transistor Q1 can open; Otherwise when Vx=1 (during high petential), transistor Q1 can close and stop solenoid valve action.
Yet what will particularly point out is that above-mentioned electromagnetic valve switch mode has many shortcomings.For example, when control voltage Vx current potential was indeterminate, related meeting made the switch motion of solenoid valve also indeterminate, colludes and cause lid door bolt button to take off smoothly.And, when control end generation misoperation or signal error cause short circuit to take place, the state that all may cause the solenoid valve long term maintenance starting.At this moment, because general operating voltage Vcc is approximately about 4.5 volts, and the resistance value of solenoid valve only has several ohm, is can produce high heat with high-power solenoid valve in continual startup, and causes peripheral element to burn or cause plastic material fusion on every side.
Summary of the invention
A purpose of the present invention is to provide a kind of and starts the design of solenoid valve with the logic gate output signal, by the accurate output in the position of logic gate duality, and serviceability that can accurate control electromagnetic valve.
Another object of the present invention is to provide a kind of circuit of effective protection electromagnetic valve element, when solenoid valve starting time surpasses a safety value, can the sever supply power supply, burn to prevent solenoid valve.
The invention provides a kind of solenoid valve protective circuit, at least comprise: logic gate, have first input end, second input end and an output terminal, wherein this first input end is in order to receive a control signal, this second input end is to be linked to a reference voltage source in order to receive a reference signal, and this output terminal is exported a logical signal; The first transistor is linked between a solenoid valve and the operating voltage source, carries out switch according to the position standard of this logical signal, and apply operating voltage in this solenoid valve to move; Capacitor is respectively coupled to this reference voltage source and this second input end, and the position of progressive this reference signal of adjustment is accurate to carry out the charge and discharge program; And transistor seconds, be coupled between this capacitor and the grounding end, can carry out switch according to the position standard of this logical signal, whether to determine this capacitor of conducting and this grounding end, when this transistor seconds conducting, this capacitor connects this grounding end and carries out discharge procedures via this transistor seconds, and when this transistor seconds was closed, this capacitor carried out charging procedure via this reference voltage source.
For further specifying above-mentioned purpose of the present invention, structural feature and effect, the present invention is described in detail below with reference to accompanying drawing.
Description of drawings
Fig. 1 has shown the interlock circuit that starts solenoid valve in the conventional art;
Fig. 2 A and 2B are the solenoid valve protective circuit that shows in the first embodiment of the invention respectively to be provided and relevant potential waveform figure;
Fig. 3 A and 3B are the solenoid valve protective circuit that shows in the second embodiment of the invention respectively to be provided and relevant potential waveform figure;
Fig. 4 A and 4B are the solenoid valve protective circuit that shows in the third embodiment of the invention respectively to be provided and relevant potential waveform figure;
Fig. 5 A and 5B are the solenoid valve protective circuit that shows in the fourth embodiment of the invention respectively to be provided and relevant potential waveform figure; And
Fig. 6 A and 6B show its input value of each logic gate and output value among the present invention respectively.
Embodiment
The present invention discloses a kind of solenoid valve protective circuit, can effectively prevent solenoid valve because misoperation or short circuit and be in the state of startup for a long time.This solenoid valve protective circuit mainly comprises a logic gate component and a feedback adjusting circuit.Wherein, logic gate can according to the control signal position imported accurate with reference voltage position standard, and export the logical signal of a correspondence, start described solenoid valve.The feedback adjusting circuit then can be according to the logical signal position standard of feedback; progressive adjustment reference voltage position standard, and by logic gate component change logical signal position standard, and reach the effect of closing solenoid valve; with effective protection solenoid valve and peripheral element thereof, avoid causing overheated problem of burning.Relevant of the present invention be described in detail as follows described.
First embodiment:
Please refer to Fig. 2 A, this figure has shown logic gate component in the first embodiment of the invention, feedback adjusting circuit and relevant electromagnetic valve structure.As mentioned above, a transistor Q1 is linked between solenoid valve 10 and the operating voltage source Vcc ', when transistor Q1 conducting, can directly apply operating voltage and start solenoid valve 10 and move.20 of logic gates have first input end x, the second input end y and an output terminal z respectively, and wherein first input end x is linked to a control end, in order to receive a control signal Vx; The second input end y then is linked to a reference voltage source Vcc, in order to receive a reference voltage signal; Output terminal z is linked to the grid of transistor Q1, to export the switch motion of a logical signal Vo with oxide-semiconductor control transistors Q1.
Described feedback adjusting circuit 30 mainly comprises transistor Q2 coupled to each other, capacitor C and three resistor R, Rc and Rb.Wherein, capacitor C is serially connected with between the second input end y and the grounding end, and is accurate in order to the position of adjusting this reference signal.As shown in FIG., first end of this capacitor C is the second input end y that directly is linked to logic gate 20, then is linked to grounding end as for second end of capacitor C.It should be noted that first end of this capacitor C and be connected in above-mentioned reference voltage source Vcc via a resistor R.In addition, two electrode tips of transistor Q2, be to be connected to second input end y and the grounding end respectively, its control electrode end then is linked to the output terminal z of transistor Q1 via the resistor R b of polyphone, and carry out switch according to the position standard of logical signal, whether to determine conducting second input end y and the grounding end.In addition, between the transistor Q2 and the second input end y, and the described resistor R c that contacted.
Still please refer to Fig. 2 A; in this embodiment; employed logic gate 20 is to be an inclusive OR gate (orgate); transistor Q1 then can select to be made of the PMOS transistor; in the selection as for transistor Q2; in order to effectively reduce the cost of whole group protective circuit, then can adopt a NPN transistor to constitute.
In conjunction with above-mentioned inclusive OR gate, PMOS transistor and NPN transistor, when constituting the protective circuit of solenoid valve 10, can obtain the voltage oscillogram shown in Fig. 2 B.Wherein, when the control signal Vx of its first input end of inclusive OR gate x keeps on the throne accurate 1 the time, no matter the reference signal position standard of the second input end y why, the logical signal Vo of output terminal z can keep under accurate 1 the state on the throne, and transistor Q1 is in by section, and allow solenoid valve 10 be in the situation of closing.At this moment, because control signal Vx meeting turn-on transistor Q2, and make the second input end y, and be connected to grounding end via resistor R c, therefore the reference signal position standard of the second input end y can be in relative low potential VL basically, and can be considered the state of position accurate 0.
In case when wanting opens solenoid valve 10 to move, then control signal Vx can be adjusted to position accurate 0 by position standard 1, this moment since the reference signal of the second input end y still at low potential VL (position accurate 0) relatively, be that can to become the position by position standard 1 with the logical signal Vo of output accurate 0, and turn-on transistor Q1 and start solenoid valve 10.Simultaneously, the logical signal Vo of position accurate 0, and can close transistor Q2 via resistor R b, make to begin the electric current that flows into by reference voltage source Vcc capacitor C is charged.
It should be noted that as above-mentioned, when signal source breaks down or during short circuit, by the control signal Vx of first input end x input, under accurate 0 the situation of may being held in place always.At this moment, protective circuit provided by the present invention, the just starting state of switching solenoid valve that can be in good time avoiding under its situation that maintains startup always, and then burns the situation of fusion.Still please refer to Fig. 2 B, when logical signal Vo conducting transistor Q1 and when having closed transistor Q2, capacitor C can begin charging, and make the reference signal current potential of the second input end y, rise gradually and arrive at relative high petential V by low potential VL
HBecause control signal Vx keeps on the throne accurate 0 always, be to rise to high petential V with current potential as the second input end y
HWhen (can be considered position accurate 1), logical signal Vo can be transformed into position standard 1 by position standard 0 at once, and closes transistor Q1 and turn-on transistor Q2.
In case after the transistor Q2 conducting, capacitor C can begin to discharge, and makes the current potential of the second input end y, by relative high petential V
HDescend gradually, up to being reduced to relative low potential V
LThe time, the position that just can change logical signal Vo once again is accurate, simultaneously once more turn-on transistor Q1, close transistor Q2.
Like this, along with the charge and discharge process of capacitor C, the current potential of the may command second input end y is at high low potential V
HWith V
LBetween vibrate periodically repeatedly.And then the logical signal Vo of control output end z, on the throne accurate 0 and position accurate 1 between periodically switch.In such cases, when logical signal Vo was in the state of position accurate 0, the transistor Q1 of conducting just can start solenoid valve 10; Otherwise to switch to the position accurate 1 the time as logical signal Vo, and the transistor Q1 that ends just can close solenoid valve 10.In other words, though control signal Vx owing to reasons such as fault or short circuits, and when continuing to sink into the state of position accurate 0, solenoid valve 10 will can not maintain the state of unlatching always, and can be along with the charge and discharge time of capacitor C, the action that starts or close.
Wanting ben is, by the parameter value of adjusting above-mentioned resistor R and Rc, capacitor C, and can effectively determine the time that solenoid valve 10 starts or cuts out.Wherein, keep the time T ON that solenoid valve 10 starts, that is capacitor C is by low potential V
LCharge to high petential V
HThe required time, can determine by following formula:
T
ON＝RC?ln[(Vcc-V
L)/(Vcc-V
H)]
The time T that electromagnetism 10 is closed
OFF, that is capacitor C is by high petential V
HBe discharged to low potential V
LThe required time, then can determine by following formula:
T
OFF＝RcC?ln(V
H/V
L)
Like this, the control electromagnetic valve time length of opening or closing accurately, and can guarantee that solenoid valve operates in the operating range of safety.
In addition, in discharge process, the potential drop that can effectively make the second input end y is to relative low level V in order to ensure capacitor C
LTo such an extent as to, when selecting the parameter value of described resistor R and Rc, reference voltage source Vcc transistor Q2, should satisfy following formula:
(Vcc-V
CEsat)*[Rc/(R+Rc)]+V
CEsat＜V
L
Wherein, V
CEsatBe its collection of transistor Q2-emitter-base bandgap grading saturated voltage.
Second embodiment:
In above-mentioned first embodiment, shown in Fig. 2 A, use inclusive OR gate, PMOS transistor AND gate NPN transistor to constitute outside the solenoid valve protective circuit, also can select the logic gate of other kind and different transistor units to produce identical protection effect.Please refer to Fig. 3 A, according to a second embodiment of the present invention, logic gate be by one " with " door (AND gate) 22 constitutes, then is made of a nmos pass transistor and a NPN transistor respectively as for transistor Q1, Q2.
Its operation waveform diagram is shown in Fig. 3 B.When " with " door 22 control signal Vx keeps on the throne accurate 0 the time, no matter the reference signal position standard of the second input end y why, the logical signal Vo of output terminal z can keep accurate 0 state on the throne, and nmos pass transistor Q1 is in by section, and allows solenoid valve 10 be in the situation of closing.Simultaneously, NPN transistor Q2 also is in by section, and makes capacitor C carry out charging procedure, and makes the reference signal current potential of the second input end y, maintains relative high petential V
H
When control signal Vx switches to position standard 1 by position standard 0, because the second input end y is still at relative high petential V
H(position accurate 1) is that can to become the position by position standard 0 with logical signal Vo accurate 1, and conducting nmos pass transistor Q1 and start solenoid valve, conducting NPN transistor Q2 makes capacitor C carry out discharge procedures via resistor R b simultaneously.At this moment, even control signal Vx keeps accurate 1 state on the throne always, Only wants capacitor C continuous discharge and makes the potential drop of the second input end y be low to moderate V
L, then logical signal Vo can be transformed into position standard 0 by position standard 1 at once, and closes transistor Q1 and transistor Q2, and makes solenoid valve enter closed condition.After closing NPN transistor Q2, capacitor C can carry out charging procedure once again, and increases by the current potential of the second input end y gradually.When being promoted to high petential V once more
H(position accurate 1) just can restart solenoid valve.That is along with the charge and discharge process of capacitor C, the current potential of the may command second input end y is at current potential V
HWith V
LBetween periodically vibration, and then make between logical signal Vo on the throne accurate 0 and 1 periodically switching, so that periodically start or close solenoid valve.
The 3rd embodiment:
In the third embodiment of the present invention, please refer to shown in Fig. 4 A, then logic gate can be selected to be made of a zero match gate (NOR gate) 24, then is made of a nmos pass transistor and a PNP transistor respectively as for transistor Q1, Q2.Its oscillogram is shown in Fig. 4 B, and when the control signal Vx of zero match gate 24 keeps on the throne accurately 1 the time, logical signal Vo can keep accurate 0 state on the throne, and nmos pass transistor Q1 is in by section, and allows solenoid valve 10 be in the situation of closing.Simultaneously, PNP transistor Q2 then can be on state, and makes capacitor C carry out discharge procedures, and makes the second input end y maintain relative low potential V
L
When control signal Vx switches to position standard 0 by position standard 1, because the second input end y is still at relative low potential V
L(position accurate 0) is that can to become the position by position standard 0 with logical signal Vo accurate 1, and conducting nmos pass transistor Q1 and start solenoid valve closes PNP transistor Q2 via resistor R b simultaneously, makes capacitor C begin to carry out charging procedure.When capacitor C continues charging and makes the current potential of the second input end y be increased to V
HThe time, then logical signal Vo can be at once to be transformed into the position by position standard 1 accurate 0, make solenoid valve enter closed condition and close transistor Q1, simultaneously turn-on transistor Q2 and make capacitor C enter discharge procedures once again.Along with the charge and discharge process of capacitor C, the current potential of the second input end y can be at current potential V
HWith V
LBetween periodically vibration, and periodically start or close solenoid valve.
The 4th embodiment:
In the fourth embodiment of the present invention, please refer to shown in Fig. 5 A, logic gate is to be made of a NOT AND gate (NAND gate) 26, then is made of PMOS transistor AND gate one PNP transistor respectively as for transistor Q1, Q2.Its oscillogram is shown in Fig. 5 B, when the control signal Vx of NOT AND gate 22 keeps on the throne accurate 0 the time, no matter the reference signal position standard of the second input end y why, the logical signal Vo of output terminal z ' can keep accurate 1 state on the throne, and PMOS transistor Q1 is in by section, and allow solenoid valve 10 be in the situation of closing.Simultaneously, PNP transistor Q2 also is in cut-off state, and makes capacitor C carry out charging procedure, and makes the reference signal current potential of the second input end y, maintains relative high petential V
H
When control signal Vx switches to position standard 1 by position standard 0, because the second input end y is still at relative high petential V
H(position accurate 1) is that can to become the position by position standard 1 with logical signal Vo accurate 0, and conducting PMOS transistor Q1 and start solenoid valve, conducting PNP transistor Q2 makes capacitor C carry out discharge procedures via resistor R b simultaneously.At this moment, even control signal Vx keeps accurate 0 state on the throne always, as long as capacitor C continuous discharge and make the potential drop of the second input end y be low to moderate V
L, then logical signal Vo can be transformed into position standard 1 by position standard 0 at once, and closes transistor Q1 and Q2, and makes solenoid valve enter closed condition.After closing PNP transistor Q2, capacitor C can carry out charging procedure once again, and increases by the current potential of the second input end y gradually.When being promoted to high petential V once more
H(position accurate 1) just can restart solenoid valve.That is along with the charge and discharge process of capacitor C, the current potential of the may command second input end y is at current potential V
HWith V
LBetween periodically vibration, and periodically start or close solenoid valve.
Understand the compute mode of above-mentioned each logic gate for convenience, and enclose the truth table of interrelated logic door herein.Please refer to Fig. 6 A, this figure has shown the relation of inclusive OR gate and its input of zero match gate and output value.Wherein, x and y have represented two input ends of logic gate respectively, have then represented the output value of inclusive OR gate as for z, and z ' has then represented the output value of zero match gate.As for Fig. 6 B, then shown " with " input and the output relation of door and NOT AND gate.Wherein, x and y have represented two input ends of logic gate equally, as for z then represented " with " the corresponding output value of door, z ' has then represented the corresponding output value of NOT AND gate.
Protective circuit provided by the present invention has considerable advantage.At first, because the output signal of logic gate only can be that the position standard is 0 or 1 duality signal, the action meeting of so conducting/close transistor Q1 and startup/stop solenoid valve is more clear and definite.Can effectively solve in the conventional art like this, because control signal Vx current potential is indeterminate, institute causes the also indefinite problem of solenoid valve action.Secondly; even control end breaks down or short circuit, and make control signal Vx maintain the accurate state in position of startup solenoid valve, protective circuit of the present invention also can be via the feedback signal of transistor Q2 always; make capacitor carry out charge and discharge actions, and the startup of control electromagnetic valve or close.And,, further the startup or the shut-in time of control electromagnetic valve, burn to prevent its long-time conducting by the charge and discharge time of adjusting capacitor.In other words,, can promote the stability and the reliability of Related product operation, and reach the effect that prolongs life of product by solenoid valve protective circuit of the present invention.
Though the present invention illustrates as above with preferred embodiments, yet it is not that the present invention only limits to described embodiment in order to qualification spirit of the present invention and invention scope.For example, in above-mentioned each embodiment, though be to constitute required transistor Q1, and come transistor formed Q2, be familiar with the present technique personnel and can understand and utilize other element or mode to produce identical effect easily with PNP or NPN transistor with PMOS or nmos pass transistor.For example, also can utilize MOS transistor to constitute above-mentioned transistor Q2 etc.Therefore, equivalent modifications of being done in not breaking away from spirit of the present invention and scope or equivalence are replaced, and all should be included in the following claim institute restricted portion.
Claims (9)
1. a solenoid valve protective circuit is characterized in that, comprises at least:
Logic gate has first input end, second input end and an output terminal, and wherein this first input end is in order to receive a control signal, and this second input end is to be linked to a reference voltage source in order to receive a reference signal, and this output terminal is exported a logical signal;
The first transistor is linked between a solenoid valve and the operating voltage source, carries out switch according to the position standard of this logical signal, and apply operating voltage in this solenoid valve to move;
Capacitor is respectively coupled to this reference voltage source and this second input end, and the position of progressive this reference signal of adjustment is accurate to carry out the charge and discharge program; And
Transistor seconds, be coupled between this capacitor and the grounding end, can carry out switch according to the position standard of this logical signal, whether to determine this capacitor of conducting and this grounding end, when this transistor seconds conducting, this capacitor connects this grounding end and carries out discharge procedures via this transistor seconds, and when this transistor seconds was closed, this capacitor carried out charging procedure via this reference voltage source.
2. circuit as claimed in claim 1 is characterized in that described capacitor has first electrode and second electrode, and this first electrode is to be linked to this reference voltage source via first resistor (R), and this second electrode then is linked to grounding end.
3. circuit as claimed in claim 2 is characterized in that this first electrode of described capacitor directly is linked to this second input end of this logic gate.
4. circuit as claimed in claim 2 is characterized in that described transistor seconds is to be linked to this capacitor via second resistor (Rc).
5. circuit as claimed in claim 1, the control end that it is characterized in that described transistor seconds are this output terminals that is connected in this logic gate via the 3rd resistor (Rb).
6. circuit as claimed in claim 1, it is characterized in that described logic gate be by one or door institute constituted, this first transistor is to be made of a PMOS transistor, this transistor seconds then is made of a NPN transistor.
7. circuit as claimed in claim 1 is characterized in that described logic gate is constituted with door by one, and this first transistor is to be made of a nmos pass transistor, and this transistor seconds then is made of a NPN transistor.
8. circuit as claimed in claim 1 is characterized in that described logic gate is made of a NOR gate, and this first transistor is to be made of a nmos pass transistor, and this transistor seconds then is made of a PNP transistor.
9. circuit as claimed in claim 1 is characterized in that described logic gate is made of an AND NOT gate, and this first transistor is to be made of a PMOS transistor, and this transistor seconds then is made of a PNP transistor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100286946A CN100339630C (en) | 2004-03-12 | 2004-03-12 | Solenoid valve protection circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100286946A CN100339630C (en) | 2004-03-12 | 2004-03-12 | Solenoid valve protection circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1667309A CN1667309A (en) | 2005-09-14 |
| CN100339630C true CN100339630C (en) | 2007-09-26 |
Family
ID=35038542
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2004100286946A Expired - Fee Related CN100339630C (en) | 2004-03-12 | 2004-03-12 | Solenoid valve protection circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100339630C (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN86203922U (en) * | 1986-06-02 | 1988-06-08 | 黑龙江矿业学院 | Protector for high voltage directional current-leakage |
| US4787007A (en) * | 1986-03-31 | 1988-11-22 | Kabushiki Kaisha Toshiba | Output driver circuit |
| CN2049422U (en) * | 1989-01-05 | 1989-12-13 | 宋明玉 | Fully-automatic protective device for household electric appliance |
| US5187631A (en) * | 1988-05-26 | 1993-02-16 | Siemens Aktiengesellschaft | Precharger for short circuit detector |
| CN2278304Y (en) * | 1996-10-16 | 1998-04-08 | 徐俊亚 | Electronic voltage regulator with short circuit protection function for car generator |
-
2004
- 2004-03-12 CN CNB2004100286946A patent/CN100339630C/en not_active Expired - Fee Related
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4787007A (en) * | 1986-03-31 | 1988-11-22 | Kabushiki Kaisha Toshiba | Output driver circuit |
| CN86203922U (en) * | 1986-06-02 | 1988-06-08 | 黑龙江矿业学院 | Protector for high voltage directional current-leakage |
| US5187631A (en) * | 1988-05-26 | 1993-02-16 | Siemens Aktiengesellschaft | Precharger for short circuit detector |
| CN2049422U (en) * | 1989-01-05 | 1989-12-13 | 宋明玉 | Fully-automatic protective device for household electric appliance |
| CN2278304Y (en) * | 1996-10-16 | 1998-04-08 | 徐俊亚 | Electronic voltage regulator with short circuit protection function for car generator |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1667309A (en) | 2005-09-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN2805093Y (en) | Electrostatic discharging protection circuit | |
| US20070235754A1 (en) | Electronic switch circuit | |
| US7659767B2 (en) | Boost circuit and level shifter | |
| CN1108017A (en) | Output buffer circuit, input buffer circuit and input/output buffer circuit for plural voltage systems | |
| CN1701510A (en) | Semiconductor switch | |
| CN1845412A (en) | Overpower protection device | |
| CN1273450A (en) | Switch regulator | |
| JP2011018195A (en) | Power supply circuit and electronic apparatus | |
| CN1859001A (en) | DC power slow start circuit | |
| CN1315261C (en) | Comparator circuit and power supply circuit | |
| CN1381848A (en) | Address generating circuit | |
| CN1767386A (en) | Hysteresis comparator and reset signal generator | |
| CN100339630C (en) | Solenoid valve protection circuit | |
| US20070157004A1 (en) | Multi purpose switching circuit and electronic apparatus including same | |
| CN2870287Y (en) | PWM switch power-supply upper-down electric control circuit and PWM switch power-supply system | |
| US7692475B2 (en) | Switch circuit | |
| US8350838B2 (en) | Power supply circuit for liquid crystal display | |
| CN1812267A (en) | Driver circuit | |
| CN1578142A (en) | Driving circuit for field effect transistor | |
| CN1701511A (en) | Semiconductor device | |
| CN1146110C (en) | Circuit with protection to error-polarity connection of power supply | |
| CN105680842B (en) | The driving circuit of operation mode can be adjusted by external pin | |
| CN106027013B (en) | Control device and control method for analog power switch | |
| CN1885388A (en) | Multi-mode switch for plasma display panel | |
| CN1677574A (en) | Non-volatile memory circuit and semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: HESHUO JOINT SCIENCE AND TECHNOLOGY CO., LTD. Free format text: FORMER OWNER: HUASHUO COMPUTER CO LTD Effective date: 20100416 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 000000 4F, NO.150, LIDE ROAD, BEITOU DISTRICT, TAIPEI CITY, TAIWAN PROVINCETO: 5/F, NO.76, LIGONG STREET, BEITOU DISTRICT, TAIPEI CITY, TAIWAN PROVINCE, CHINA |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20100416 Address after: Taiwan province Taipei City Beitou District China meritorious Street No. 76 5 floor Patentee after: Pegatron Corporation Address before: 000000 Taiwan province Beitou District Taipei City Road No. 150 4 floor Patentee before: Huashuo Computer Co., Ltd. |
|
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070926 Termination date: 20120312 |