CH365235A - Summenerzeuger für eine elektronische Zahlenrechenmaschine - Google Patents

Summenerzeuger für eine elektronische Zahlenrechenmaschine

Info

Publication number
CH365235A
CH365235A CH5486558A CH5486558A CH365235A CH 365235 A CH365235 A CH 365235A CH 5486558 A CH5486558 A CH 5486558A CH 5486558 A CH5486558 A CH 5486558A CH 365235 A CH365235 A CH 365235A
Authority
CH
Switzerland
Prior art keywords
number calculator
electronic number
sum generator
sum
generator
Prior art date
Application number
CH5486558A
Other languages
English (en)
Inventor
Jacob Heijn Herman
Cornelis Selman Johannes
Original Assignee
Philips Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Nv filed Critical Philips Nv
Publication of CH365235A publication Critical patent/CH365235A/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • G06F7/508—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages using carry look-ahead circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/501—Half or full adders, i.e. basic adder cells for one denomination
    • G06F7/5016—Half or full adders, i.e. basic adder cells for one denomination forming at least one of the output signals directly from the minterms of the input signals, i.e. with a minimum number of gate levels

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
CH5486558A 1957-01-22 1958-01-20 Summenerzeuger für eine elektronische Zahlenrechenmaschine CH365235A (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
NL213922A NL103751C (de) 1957-01-22 1957-01-22
NL224679A NL113236C (de) 1957-01-22 1958-02-05

Publications (1)

Publication Number Publication Date
CH365235A true CH365235A (de) 1962-10-31

Family

ID=26641616

Family Applications (2)

Application Number Title Priority Date Filing Date
CH5486558A CH365235A (de) 1957-01-22 1958-01-20 Summenerzeuger für eine elektronische Zahlenrechenmaschine
CH6901559A CH374841A (de) 1957-01-22 1959-02-02 Summenerzeuger für eine elektronische Zahlenrechenmaschine

Family Applications After (1)

Application Number Title Priority Date Filing Date
CH6901559A CH374841A (de) 1957-01-22 1959-02-02 Summenerzeuger für eine elektronische Zahlenrechenmaschine

Country Status (7)

Country Link
US (1) US3056551A (de)
CH (2) CH365235A (de)
DE (2) DE1096649B (de)
FR (2) FR1193001A (de)
GB (2) GB876989A (de)
NL (4) NL103751C (de)
OA (1) OA00798A (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1184125B (de) * 1961-11-17 1964-12-23 Telefunken Patent Zweistufiges Rechenwerk
DE2007353C3 (de) * 1970-02-18 1973-11-29 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Vierteiliges Addierwerk
US4737926A (en) * 1986-01-21 1988-04-12 Intel Corporation Optimally partitioned regenerative carry lookahead adder

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2719670A (en) * 1949-10-18 1955-10-04 Jacobs Electrical and electronic digital computers
US2803401A (en) * 1950-10-10 1957-08-20 Hughes Aircraft Co Arithmetic units for digital computers
US2819839A (en) * 1951-02-23 1958-01-14 Donald H Jacobs High speed register using gating circuits to bypass delay elements
GB750817A (en) * 1953-10-19 1956-06-20 Powers Samas Account Mach Ltd Improvements in or relating to electronic adding circuits
US2954168A (en) * 1955-11-21 1960-09-27 Philco Corp Parallel binary adder-subtracter circuits
US2879001A (en) * 1956-09-10 1959-03-24 Weinberger Arnold High-speed binary adder having simultaneous carry generation

Also Published As

Publication number Publication date
GB876989A (en) 1961-09-06
US3056551A (en) 1962-10-02
CH374841A (de) 1964-01-31
NL113236C (de) 1965-12-15
FR1193001A (fr) 1959-10-29
DE1123144B (de) 1962-02-01
NL224679A (de)
DE1096649B (de) 1961-01-05
OA00798A (fr) 1967-11-15
FR74905E (fr) 1961-03-03
NL213922A (de)
GB879159A (en) 1961-10-04
NL103751C (de) 1962-05-15

Similar Documents

Publication Publication Date Title
AT204811B (de) Elektronische Datenverarbeitungsvorrichtung
CH375399A (de) Elektronische Fernsprechvermittlungsanlage
CH407246A (de) Schaltungsanordnung für eine elektronische Fernsprech-Vermittlungseinrichtung
CH402959A (de) Durchschaltenetzwerk für eine elektronische Vermittlungseinrichtung
CH365235A (de) Summenerzeuger für eine elektronische Zahlenrechenmaschine
CH357567A (de) Einrichtung an elektronischen Rechenmachinen
CH360101A (de) Schaltstufe für eine elektronische Auswahlschaltung
FR1211999A (fr) Calculateur électronique
CH365563A (de) Elektronisches Rechengerät
CH353917A (de) Elektronische Multiplikationseinrichtung
CH335878A (fr) Calculatrice électronique
CH328228A (de) Elektronische Reguliervorrichtung
FR1162255A (fr) Tableau de planification
CH343451A (de) Elektronische Speichervorrichtung
AT199705B (de) Schaltungsanordnung für elektronische Wähler
CH342606A (de) Speicherelektrode für elektronische Speichervorrichtungen
FR1121000A (fr) Calculatrice électronique
CH337002A (fr) Calculatrice électronique
CH354965A (de) Eingabevorrichtung für elektronische Rechenmaschinen
CH342605A (de) Elektronische Speichervorrichtung
CH357435A (de) Schaltungsanordnung für Codiereinrichtungen
FR70839E (fr) Circuits calculateurs électriques
FR1180820A (fr) Circuits électriques imprimés
FR1172311A (fr) Oscillographe
CH331340A (de) Elektronische Zeitbemessungseinrichtung