CA2520127C - Processeur de normalisation de blocs - Google Patents

Processeur de normalisation de blocs Download PDF

Info

Publication number
CA2520127C
CA2520127C CA2520127A CA2520127A CA2520127C CA 2520127 C CA2520127 C CA 2520127C CA 2520127 A CA2520127 A CA 2520127A CA 2520127 A CA2520127 A CA 2520127A CA 2520127 C CA2520127 C CA 2520127C
Authority
CA
Canada
Prior art keywords
value
values
block
codebook
pitch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CA2520127A
Other languages
English (en)
Other versions
CA2520127A1 (fr
Inventor
John G. Mcdonough
Chienchung Chang
Randeep Singh
Charles E. Sakamaki
Ming-Chang Tsai
Prashant Kantak
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/197,417 external-priority patent/US5784532A/en
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CA2520127A1 publication Critical patent/CA2520127A1/fr
Application granted granted Critical
Publication of CA2520127C publication Critical patent/CA2520127C/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Complex Calculations (AREA)
  • Executing Machine-Instructions (AREA)
CA2520127A 1994-02-16 1995-02-13 Processeur de normalisation de blocs Expired - Lifetime CA2520127C (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/197,417 US5784532A (en) 1994-02-16 1994-02-16 Application specific integrated circuit (ASIC) for performing rapid speech compression in a mobile telephone system
US197,417 1994-02-16
CA002158660A CA2158660C (fr) 1994-02-16 1995-02-13 Vocodeur asic

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CA002158660A Division CA2158660C (fr) 1994-02-16 1995-02-13 Vocodeur asic

Publications (2)

Publication Number Publication Date
CA2520127A1 CA2520127A1 (fr) 1995-08-24
CA2520127C true CA2520127C (fr) 2010-07-27

Family

ID=35452256

Family Applications (2)

Application Number Title Priority Date Filing Date
CA2520421A Expired - Lifetime CA2520421C (fr) 1994-02-16 1995-02-13 Vocodeur asic
CA2520127A Expired - Lifetime CA2520127C (fr) 1994-02-16 1995-02-13 Processeur de normalisation de blocs

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CA2520421A Expired - Lifetime CA2520421C (fr) 1994-02-16 1995-02-13 Vocodeur asic

Country Status (1)

Country Link
CA (2) CA2520421C (fr)

Also Published As

Publication number Publication date
CA2520421C (fr) 2011-02-08
CA2520421A1 (fr) 1995-08-24
CA2520127A1 (fr) 1995-08-24

Similar Documents

Publication Publication Date Title
EP0758123B1 (fr) Circuit bouchon pour la normalisation
EP0673018B1 (fr) Génération des coefficients de prédiction linéaire en cas d'effacement des trames de données ou de perte des paquets de données
EP0673017B1 (fr) Synthèse de signal d'excitation en cas d'effacement des trames ou de perte des paquets de données
AU683127B2 (en) Linear prediction coefficient generation during frame erasure or packet loss
CA2061830C (fr) Systeme de codage de paroles
US6314393B1 (en) Parallel/pipeline VLSI architecture for a low-delay CELP coder/decoder
CA2142391C (fr) Reduction de la complexite des calculs durant l'effacement des trames ou les pertes de paquets
Chen et al. A fixed-point 16 kb/s LD-CELP algorithm
US5924063A (en) Celp-type speech encoder having an improved long-term predictor
CA2520127C (fr) Processeur de normalisation de blocs
AU725711B2 (en) Block normalisation processor
Lee et al. Cost-effective implementation of ITU-T G. 723.1 on a DSP chip
JP3073013B2 (ja) サンプリングされた音声信号ベクトルのコーディングの方法
Fältman et al. A hardware implementation of an MP3 decoder
Banerjee et al. Optimizations of ITU G. 729 speech codec
Suddle et al. DSP implementation of low bit-rate CELP based speech orders
Fettweis et al. Strategies in a cost-effective implementation of the PDC half-rate codec for wireless communications
Chang et al. Real-Time Implementation of G. 723.1 Speech Codec on a 16-bit DSP Processor
Byun et al. Implementation of 13 kbps QCELP vocoder ASIC
Lee Implementation of linear predictive speech coding in fixed-point arithmetic
Prasad et al. Half-rate GSM vocoder implementation on a dual Mac digital signal processor
KR100283087B1 (ko) 음성 및 톤 부호화 방법
Grassi et al. A Low-Complexity Variable Bit Rate Speech Coder for Portable Storage Applications
Schuler A custom VLSI architecture for implementing low-delay analysis-by-synthesis speech coding algorithms
Wu et al. An implementation of a high quality vocoder on TMS320VC33

Legal Events

Date Code Title Description
EEER Examination request
MKEX Expiry

Effective date: 20150213