CA2238093A1 - Direct digital frequency synthesizer using pulse gap shifting technique - Google Patents

Direct digital frequency synthesizer using pulse gap shifting technique

Info

Publication number
CA2238093A1
CA2238093A1 CA 2238093 CA2238093A CA2238093A1 CA 2238093 A1 CA2238093 A1 CA 2238093A1 CA 2238093 CA2238093 CA 2238093 CA 2238093 A CA2238093 A CA 2238093A CA 2238093 A1 CA2238093 A1 CA 2238093A1
Authority
CA
Canada
Prior art keywords
clock signal
frequency synthesizer
direct digital
digital frequency
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA 2238093
Other languages
French (fr)
Other versions
CA2238093C (en
Inventor
Steve D. Bainton
Matthew D. Brown
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nortel Networks Ltd
Original Assignee
Northern Telecom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from CA 2206465 external-priority patent/CA2206465A1/en
Application filed by Northern Telecom Ltd filed Critical Northern Telecom Ltd
Priority to CA 2238093 priority Critical patent/CA2238093C/en
Publication of CA2238093A1 publication Critical patent/CA2238093A1/en
Application granted granted Critical
Publication of CA2238093C publication Critical patent/CA2238093C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/68—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using pulse rate multipliers or dividers pulse rate multipliers or dividers per se
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/02—Digital function generators
    • G06F1/025—Digital function generators for functions having two-valued amplitude, e.g. Walsh functions
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B21/00—Generation of oscillations by combining unmodulated signals of different frequencies
    • H03B21/01—Generation of oscillations by combining unmodulated signals of different frequencies by beating unmodulated signals of different frequencies
    • H03B21/02—Generation of oscillations by combining unmodulated signals of different frequencies by beating unmodulated signals of different frequencies by plural beating, i.e. for frequency synthesis ; Beating in combination with multiplication or division of frequency

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Physics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

A direct digital frequency synthesizer includes inputs for a reference clock signal and a control word, and an output for a synthesized clock signal. A phase accumulator coupled to the input for the control word and the reference clock signal has an output for a phase control signal. A phase shifter has inputs for the reference clock signal and the phase control signal and an output coupled to the output for the synthesized clock signal. The control word can be used to adjust the output frequency and phase of the synthesized clock signal.
CA 2238093 1997-05-29 1998-05-20 Direct digital frequency synthesizer using pulse gap shifting technique Expired - Fee Related CA2238093C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA 2238093 CA2238093C (en) 1997-05-29 1998-05-20 Direct digital frequency synthesizer using pulse gap shifting technique

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CA2,206,465 1997-05-29
CA 2206465 CA2206465A1 (en) 1997-05-29 1997-05-29 Direct digital frequency synthesizer using pulse gap shifting technique
CA 2238093 CA2238093C (en) 1997-05-29 1998-05-20 Direct digital frequency synthesizer using pulse gap shifting technique

Publications (2)

Publication Number Publication Date
CA2238093A1 true CA2238093A1 (en) 1998-11-29
CA2238093C CA2238093C (en) 2003-04-08

Family

ID=25679386

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 2238093 Expired - Fee Related CA2238093C (en) 1997-05-29 1998-05-20 Direct digital frequency synthesizer using pulse gap shifting technique

Country Status (1)

Country Link
CA (1) CA2238093C (en)

Also Published As

Publication number Publication date
CA2238093C (en) 2003-04-08

Similar Documents

Publication Publication Date Title
AU6614894A (en) Multiple frequency output clock generator system
CA2361002A1 (en) Opto-electronic techniques for reducing phase noise in a carrier signal by carrier suppression
AU7106191A (en) Digital clock buffer circuit providing controllable delay
AU6146398A (en) Synchronous clock generator including delay-locked loop
AU8602191A (en) Pll frequency synthesizer capable of changing an output frequency at a high speed
EP1146642A3 (en) Phase shifter for use in a quadrature clock generator
AU7356494A (en) Direct digital frequency synthesizer
AU7679596A (en) Highly stable frequency synthesizer loop with feedforward
AU1388499A (en) Method and apparatus for propagating a signal between synchronous clock domains operating at a non-integer frequency ratio
WO2004038918A3 (en) Method and device for generating a clock signal with predetermined clock signal properties
CA2301886A1 (en) Reducing sparseness in coded speech signals
WO2002080351A8 (en) System for controlling the frequency of an oscillator
EP1067690A3 (en) A variable phase shifting clock generator
TW373145B (en) Combinational delay circuit for a digital frequency multiplier
GB2282500B (en) Frequency converter outputting a clock signal having a stable and accurate frequency
EP0235303A4 (en) System for adjusting clock phase.
AUPM587094A0 (en) Microwave loop oscillators
EP0757445A3 (en) Phase-locked loop frequency synthesizer
AU4003189A (en) A coaxial-waveguide phase shifter
CA2238093A1 (en) Direct digital frequency synthesizer using pulse gap shifting technique
IL119860A (en) Digital phase shifter for phase shifting an input signal by given increments
CA2195193A1 (en) Digital phase locked loop
JPS6471366A (en) Coherent digital signal blanking, bi-phase modulation and frequency doubler circuit and methodology
IL119857A0 (en) Digital frequency divider phase shifter
AU6143194A (en) Method of generating a clock signal by means of a phase-locked loop and a phase-locked loop

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed