CA2184893C - Signal protection and monitoring system - Google Patents
Signal protection and monitoring system Download PDFInfo
- Publication number
- CA2184893C CA2184893C CA002184893A CA2184893A CA2184893C CA 2184893 C CA2184893 C CA 2184893C CA 002184893 A CA002184893 A CA 002184893A CA 2184893 A CA2184893 A CA 2184893A CA 2184893 C CA2184893 C CA 2184893C
- Authority
- CA
- Canada
- Prior art keywords
- signal
- outbound
- operable
- inbound
- customer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q3/00—Selecting arrangements
- H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
- H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
- H04Q3/542—Logic circuits or arrangements therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
- G06F11/2038—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant with a single idle spare processing component
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/273—Tester hardware, i.e. output processing circuits
- G06F11/2736—Tester hardware, i.e. output processing circuits using a dedicated service processor for test
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/74—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission for increasing reliability, e.g. using redundant or spare channels or apparatus
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/08—Intermediate station arrangements, e.g. for branching, for tapping-off
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/14—Monitoring arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/22—Arrangements for detecting or preventing errors in the information received using redundant apparatus to increase reliability
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q3/00—Selecting arrangements
- H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
- H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
- H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
- H04Q3/54541—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme using multi-processor systems
- H04Q3/54558—Redundancy, stand-by
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/13092—Scanning of subscriber lines, monitoring
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/13106—Microprocessor, CPU
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/13162—Fault indication and localisation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/13166—Fault prevention
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/13167—Redundant apparatus
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/1329—Asynchronous transfer mode, ATM
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/13292—Time division multiplexing, TDM
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
A redundancy switch (44) provides interfacing of network signals to spare network processors (46) in the event of a failure of a main network processor (42). A redundancy switch (44) allows for monitoring and diagnostic operation to be performed on network electrical signals without interrupting traffic flow on inbound and outbound paths. A redundancy switch (44) performs a loopback diagnostic by routing signals from transmitter portions of the spare network processors (46) to selected receiver portions. The redundancy switch (44) includes a receiver interface unit (90) and a transmitter interface unit (92) capable of routing inbound and outbound customer signals to and from the spare processors (46) for monitoring, and sparing purposes.
Description
SIGNAL PROTECTION AND MONITORING SYSTEM
TECHNICAL FIELD OF THE INVENTION
The present invention relates in general to telecommunication networks and more particularly to a signal protection and monitoring system.
TECHNICAL FIELD OF THE INVENTION
The present invention relates in general to telecommunication networks and more particularly to a signal protection and monitoring system.
_~ :'=>.at. ..-,_,"r BACKGROUND OF THE INVENTION
Equipment within telecommunication networks provide redundant or sparing techniques to ensure that information is transferred despite a failure in any other part of the equipment. Typically, telecommunication devices receive signal information at a splitter that provides outputs to a primary signal path and a spare signal path. A splitter is an analog passive device that generates two copies of a signal having a lower amplitude and similar impedance as the original signal. The splitter receives a control signal that determines which transmission path will carry the input signal information. Signal information is carried over the primary transmission path unless a failure occurs along the primary transmission path. Alternatives to a splitter include a router, a relay, or a switch.
When a failure is detected, the splitter routes the signal information to the spare transmission path in response to the control signal. However, the splitter and its alternatives are not a very reliable approach in that there is access to only one path and a break or an interruption of the input signal information occurs when switching from one signal path to another. Monitoring of the actual signal being received by a telecommunications device is difficult in a splitter environment and testing cannot be performed on the actual input signal information being received by the telecommunications device.
Therefore, it is desirable to have a sparing technique that does not cause a break in the transmission path of the signal information being received.
From the foregoing, it may be appreciated that a need has arisen for a sparing technique that does not interrupt the transmission path of the incoming signal. A need has also arisen for a sparing technique that allows for monitoring of the actual signal being received. Further, a need has arisen for a sparing technique that can perform diagnostic operations on the actual signal being received.
Equipment within telecommunication networks provide redundant or sparing techniques to ensure that information is transferred despite a failure in any other part of the equipment. Typically, telecommunication devices receive signal information at a splitter that provides outputs to a primary signal path and a spare signal path. A splitter is an analog passive device that generates two copies of a signal having a lower amplitude and similar impedance as the original signal. The splitter receives a control signal that determines which transmission path will carry the input signal information. Signal information is carried over the primary transmission path unless a failure occurs along the primary transmission path. Alternatives to a splitter include a router, a relay, or a switch.
When a failure is detected, the splitter routes the signal information to the spare transmission path in response to the control signal. However, the splitter and its alternatives are not a very reliable approach in that there is access to only one path and a break or an interruption of the input signal information occurs when switching from one signal path to another. Monitoring of the actual signal being received by a telecommunications device is difficult in a splitter environment and testing cannot be performed on the actual input signal information being received by the telecommunications device.
Therefore, it is desirable to have a sparing technique that does not cause a break in the transmission path of the signal information being received.
From the foregoing, it may be appreciated that a need has arisen for a sparing technique that does not interrupt the transmission path of the incoming signal. A need has also arisen for a sparing technique that allows for monitoring of the actual signal being received. Further, a need has arisen for a sparing technique that can perform diagnostic operations on the actual signal being received.
.~,..~~. , , .
~-.~ -~~~.~;~ 3 2~84~93 ,,..:,,. ,. , s SUMMARY OF THE INVENTION
In accordance with the present invention, a signal protection and monitoring system is provided which substantially eliminates or reduces disadvantages and problems associated with prior telecommunication sparing techniques.
According to an embodiment of the present invention, there is provided a signal protection system that includes a main processor operable to receive an inbound customer signal on an inbound transmission path and generate an outbound customer signal on an outbound transmission path.
A redundancy switch is also capable of receiving the inbound customer signal from the inbound transmission path and said outbound customer signal on said outbound transmission path for monitoring purposes. Upon indication of a failure of the main processor, a spare processor receives the inbound customer signal from the inbound transmission path through the redundancy switch and generates an outbound customer signal for transmission through the redundancy switch and onto the outbound transmission path. The redundancy switch allows for monitoring of the inbound and outbound customer signals and is capable of performing diagnostic evaluations on the signals.
The present invention provides numerous technical advantages over prior telecommunication sparing techniques.
One technical advantage is in placing the spare processor onto the inbound and outbound transmission paths in the event of a failure of the main processor. Another technical advantage is in the capability of performing a monitoring function on the actual inbound customer signal received on the inbound transmission path and of the actual outbound customer signal placed on the outbound transmission path. Yet another technical advantage is in performing diagnostic operations on the inbound and outbound customer signals to verify the integrity of the 4 ~ 184'8 .93 signals for fault isolation purposes. Other technical advantages are readily apparent to one skilled in the art from the following figures, descriptions, and claims.
~-.~ -~~~.~;~ 3 2~84~93 ,,..:,,. ,. , s SUMMARY OF THE INVENTION
In accordance with the present invention, a signal protection and monitoring system is provided which substantially eliminates or reduces disadvantages and problems associated with prior telecommunication sparing techniques.
According to an embodiment of the present invention, there is provided a signal protection system that includes a main processor operable to receive an inbound customer signal on an inbound transmission path and generate an outbound customer signal on an outbound transmission path.
A redundancy switch is also capable of receiving the inbound customer signal from the inbound transmission path and said outbound customer signal on said outbound transmission path for monitoring purposes. Upon indication of a failure of the main processor, a spare processor receives the inbound customer signal from the inbound transmission path through the redundancy switch and generates an outbound customer signal for transmission through the redundancy switch and onto the outbound transmission path. The redundancy switch allows for monitoring of the inbound and outbound customer signals and is capable of performing diagnostic evaluations on the signals.
The present invention provides numerous technical advantages over prior telecommunication sparing techniques.
One technical advantage is in placing the spare processor onto the inbound and outbound transmission paths in the event of a failure of the main processor. Another technical advantage is in the capability of performing a monitoring function on the actual inbound customer signal received on the inbound transmission path and of the actual outbound customer signal placed on the outbound transmission path. Yet another technical advantage is in performing diagnostic operations on the inbound and outbound customer signals to verify the integrity of the 4 ~ 184'8 .93 signals for fault isolation purposes. Other technical advantages are readily apparent to one skilled in the art from the following figures, descriptions, and claims.
,; : r..,' ! ~ $ ~'~93 BRIEF DESCRIPTION OF THE DRAWINGS
For a more complete understanding of the present invention and the advantages thereof, reference is now made to the following description taken in conjunction with the 5 accompanying drawings, wherein like reference numerals represent like parts, in which:
FIGURE 1 is a block diagram of an integrated multi-rate cross-connect system;
FIGURE 2 is a block diagram of a high speed electrical unit within the integrated multi-rate cross-connect system;
FIGURE 3 is a block diagram of a high level application of a redundancy switch within the high speed electrical unit; and FIGURE 4 is a block diagram of the redundancy switch.
For a more complete understanding of the present invention and the advantages thereof, reference is now made to the following description taken in conjunction with the 5 accompanying drawings, wherein like reference numerals represent like parts, in which:
FIGURE 1 is a block diagram of an integrated multi-rate cross-connect system;
FIGURE 2 is a block diagram of a high speed electrical unit within the integrated multi-rate cross-connect system;
FIGURE 3 is a block diagram of a high level application of a redundancy switch within the high speed electrical unit; and FIGURE 4 is a block diagram of the redundancy switch.
6 2184.93 DETAILED DESCRIPTION OF THE INVENTION
FIGURE 1 is a block diagram of an integrated multi-rate cross-connect system 10. Integrated multi-rate cross-connect system 10 includes a broadband subsystem 12 having high speed optical units 14, high speed electrical units 16, and a broadband matrix 18. High speed optical units 14 interface with broadband matrix 18 over an internal transmission link 20 for routing of network optical signals. High speed electrical units 16 interface with broadband matrix 18 over internal transmission link 20 for routing of network electrical signals. Broadband matrix 18 cross-connects signals back to the network through high speed optical units 14 or high speed electrical unit 16 or through a wideband subsystem 22.
Integrated multi-rate cross-connect system 10 also includes a wideband subsystem 22 that has a plurality of tributary signal processing subsystems 24, low speed electrical units 26, and a wideband matrix center stage 28.
Low speed electrical units 26 interface with a tributary signal processing subsystem 24 over an internal transmission link 20 for routing network electrical signals. Tributary signal processing subsystems 24 interface with broadband subsystem 12, a narrowband subsystem 30, and the network to convert signal information into a proprietary format for cross-connection through wideband matrix center stage 28.
Integrated multi-rate cross-connect system 10 also includes a narrowband subsystem 30 that has a narrowband interface 32, a narrowband matrix 34, and a switching unit 36. Switching unit 36 interfaces with narrowband matrix 34 over internal transmission link 20 for routing of lower rate network electrical signals. Narrowband interface 32 provides a link between a tributary signal processing subsystem 24 of wideband subsystem 22 and narrowband matrix 34. Broadband subsystem 12, wideband subsystem 22, and narrowband subsystem 30 are all under control of an administration subsystem (not shown).
For more information on the functions and operations of each component within integrated multi-rate cross connect system, please refer to U.S. Patent No. 5,436,890, entitled "Integrated Multi-Rate Cross-connect System", which issued on July 25, 1995. Discussion will now be focussed on the function and operation of high speed electrical unit 16.
FIGURE 2 is a block diagram of high speed electrical unit 16. High speed electrical unit 16 includes customer interface panels 40, each receiving and transmitting (preferably twelve) network DS3 or STS-1 electrical signals or a mixture thereof. Customer interface panel 40 routes the network electrical signals to and from one of a plurality of network processors 42, wherein each network processor 42 receives a separate network electrical signal.
Each network processor 42 handles one of the DS3 or STS-1 type of electrical signals. Customer interface panel 40 also routes network signals to a redundancy switch 44.
Redundancy switch 44 selectively routes network electrical signals to one of two spare network processors 46. In the preferred embodiment, there is one spare network processor 46 for every twelve network processors 42.
Of the two spare network processors 46 shown, preferably one is dedicated to DS3 electrical signals and the other is dedicated to STS-1 electrical signals. For inbound traffic, network processors 42 (and spare network processors 46 as required) place the network electrical signals into appropriate proprietary formats for transmission to redundant matrix interfaces 48. For outbound traffic, network processors 42 (and spare network processors 46 as required) convert signals received from matrix interfaces 48 in the proprietary format into 2184~~93 appropriate network electrical signals for transmission to the network through customer interface panel 40.
Matrix interfaces 48 multiplex inbound signals from network processors 42 (and spare network processors 46 as required) for transmission over internal transmission link 20. Matrix interfaces 48 also demultiplex outbound signals from internal transmission link 20 for transmission to separate network processors 42. Preferably, each matrix interface 48 multiplexes twelve proprietary signal formats from twelve separate network processors 42 (or from one of the two spare network processors 46 as required) for placement onto internal transmission link 20. In the outbound direction, matrix interfaces 48 demultiplex proprietary signal formats from internal transmission link 20 into twelve separate proprietary signal formats for placement onto each network processor 42 (or spare network processor 46 as required). Redundant unit controllers 50 handle control for high speed electrical unit 16. Attached processors 52 are included to process SONET and DS3 overhead and are able to insert and extract applicable overhead in internal transmission link 20.
For inbound operation of high speed electrical unit 16, customer interface panels 40 provide BNC connector interfaces to preferably forty-eight network electrical signals at the DS3 and/or STS-1 rate. Customer interface panel 40 connects the DS3 and/or STS-1 network electrical signals to network processors 42 and redundancy switch 44.
Each network processor 42 receives a separate DS3 or STS-1 network electrical signal for termination and placement into a proprietary STS-1P format. Proprietary STS-iP
signals from twelve of the network processors 42 are sent to a first pair of redundant matrix interfaces 48.
Matrix interfaces 48 multiplex the proprietary STS-1P
signals into a multiplex STS-12P signal for transmission over internal transmission link 20. Internal transmission link 20 interfaces high speed electrical unit 16 to :.t : ,..1 218!893 broadband matrix 18 and carries system data, DS3 overhead, SONET overhead, proprietary overhead, timing, control, and status information.
Redundancy switch 44 and spare network processors 46 provide equipment protection interface for high speed electrical unit 16. In each half of high speed electrical unit 16, one spare network processor 46 is dedicated to DS3 protection and the other spare network processor 46 is dedicated to STS-1 protection. Each redundancy switch 44 has access to twenty-four of the network electrical signals and may select any one of these signals to be sent to one of the two spare network processors 46. Therefore, the overall protection scheme for each half of high speed electrical unit 16 has a ratio of 1:24.
In the outbound direction, matrix interfaces 48 demultiplex the multiplexed STS-12P signal from internal transmission link 20 and distribute twelve discrete electrical proprietary STS-1P signals to network processors 42. Network processors 42 terminate the respective proprietary STS-1P signals and either remove the DS3 signal from the STS synchronous payload envelope or leave the proprietary STS-1P signal intact and remove the proprietary overhead and replace it with SONET compatible overhead. By having redundant matrix interfaces 48, matrix plane independence is maintained from the matrix to the network processors 42. This allows for the network processors 42 to monitor both planes and select the most reliable path.
Matrix interfaces 48 also distribute proprietary STS-iP
signals to spare network processors 46 as required for appropriate protection processing.
Control for high speed electrical unit 16 is handled by redundant unit controllers 50. Unit controllers 50 distribute control links to all network processors 42, matrix interfaces 48, redundancy switches 44, and attached processors 52. Control from the administration subsystem is passed to high speed electrical unit 16 through matrix :;.:n 1~ ~i~4~93 interfaces 48 and internal transmission links 20. This control information is extracted from internal transmission link 20 overhead of the first pair of matrix interfaces 48 and sent to unit controllers 50. Unit controllers 50 interpret the control packet and determine which subordinate cards to control. Unit controller 50 uses these same interfaces to report status back to the administration subsystem.
Redundant attached processors 52 are responsible for processing overhead within high speed electrical unit 16.
Under unit controller 50 control, attached processors 52 provide serial overhead interfaces to all network processors 42. Overhead that is not processed on network processors 42 is sent to attached processors 52 where it is multiplexed into internal transmission link 20 via matrix interfaces 48.
FIGURE 3 shows a high level application for redundancy switch 44. Redundancy switch 44 places spare network processors 46 into the inbound and outbound paths on customer interface panel 40 from and to the network, respectively, for processing the actual network electrical signals in the case of a failure of one of the main network processors 42.
In the outbound direction to the network, the outbound path is a transmission line 61 that connects an output of network processor 42 to a Customer Out BNC connector 60 terminated on a 75 Ohm unbalanced load 62. Transmission line 61 is tapped on the customer interface panel 40 to connect an output of redundancy switch 44 to Customer Out BNC connector 60 in the event of a failure of network processor 42. During non-failure operation, a relay 64 is set to allow network processor 42 to output network signals on the outbound path to the network through Customer Out BNC connector 60. A relay 66 is set on redundancy switch 44 to allow for monitoring of the network signal on the outbound path.
11 ' In the event of a failure, relay 64 switches to prevent network processor 42 from outputting network electrical signals onto the outbound path. Relay 66 switches to allow network electrical signals to be placed on the outbound path from one of spare network processors 46 through redundancy switch 44. The elected spare network processor 46 takes the place of the failed network processor 42 by providing appropriate network signals on the outbound path through redundancy switch 44.
In the inbound direction from the network, network electrical signals are received on an inbound path from a transmission line 63 that joins a Customer In BNC connector 70 and a 75 Ohm termination load 72 of customer interface panel 40. Transmission line 63 is tapped in two places, one for connecting to a very high input impedance receiver 74 on network processor 42 and two for connecting to a very high input impedance receiver 76 on redundancy switch 44.
During normal operation, receiver 74 of network processor 42 is active and receiver 76 of redundancy switch 44~is in standby through disconnection of relay switch 78.
In the event of a failure, relay switch 78 places receiver 76 in the active mode to allow for network electrical signals on the inbound path to be routed to one of the spare network processors 46. When receiver 76 is in the active mode, inbound network electrical signals received at receiver 74 are ignored.
A microcontroller unit 80 locally performs all the activities of supervision and control of redundancy switch 44. Microcontroller unit 80 is subordinate to unit controller 50. Redundancy switch 44 also includes a monitor jack 82 to monitor an analog buffered waveform of a network electrical signal available at one of the inbound or outbound connectors on customer interface panel 40. The monitor function of redundancy switch 44 provides for bridged access to the analog inbound and outbound signals from the primary network processors 42. This capability is . ~ ~, .,~ .:..,., ' . ,.' .. 12 ~ I g~.a93 used to test the integrity of the data to and from the network processors 42 and is available when sparing is not required.
The structure of redundancy switch 44 is designed to facilitate fault isolations on the outbound and inbound signal paths without interrupting the main traffic flow.
Self checking and isolation of defective components is also performed by redundancy switch 44. Redundancy switch 44 verifies inbound path and digital signal integrity without interrupting the primary signal path. The outbound path and digital signal integrity can also be verified without interrupting the main traffic flow. Inbound and outbound paths can be verified internally for isolation of defective components. The integrity of spare network processors 46 can also be verified.
FIGURE 4 is a block diagram of redundancy switch 44.
Redundancy switch 44 includes a receiver interface 90 and a transmitter interface 92. Receiver interface 90 bridges across twenty-four Customer In BNC connectors 70 of customer interface panel 40 and selects a single Customer In BNC connector signal for placement onto the selected spare receive circuit. The twenty-four Customer In BNC
connectors 70, representing twenty-four separate inbound transmission paths, are divided into four groups of six connectors each. Each group of six inbound transmission paths are associated to one of four receive analog mux blocks 94. The four receive analog mux blocks 94 are further multiplexed by multiplexers 96 and 98 to provide a single signal which is buffered to monitor jack 82 and spare network processors 46.
One of the four receive analog mux blocks 94 provides selection between six inbound transmission paths and two diagnostic ports. Six inbound transmission paths from corresponding Customer In BNC connectors 70 form six of the inputs to an analog 8:1 multiplexes 100. The seventh and 13 ~ ~ ~4~~3 r.
eighth inputs are from emitter follower buffer (EFB) amplifier outputs and are used for diagnostic purposes.
The signal path for a network electrical signal proceeds from a Customer In BNC connector 70 to a transformer 102, an EFB amplifier 104, and multiplexer 100.
Transformer 102 is used to isolate connector ground from logic ground. EFB amplifier 104 provides impedance conversion and presents a high impedance towards the Customer In BNC connector 70 and a low impedance towards multiplexer 100. Multiplexer 100 selects one of the EFB
amplifier outputs to be further multiplexed.
The output of receive analog mux block 94 at multiplexer 100 connects to multiplexer 96 that also receives the outputs of the corresponding transmit signals for monitoring purposes. Multiplexer 98 provides similar connections for the remaining receive analog mux blocks 94.
Multiplexers 96 and 98 feed a single pole double throw switch 106 to reach a single internal point to which the twenty-four signals from respective Customer In connectors converge. This internal receive point is routed to monitor jack 82 and to one of two spare network processors 46 as determined by switch 108. In this manner, redundancy switch 44 provides monitoring capability 'of network electrical signals on both the inbound and outbound transmission paths.
Monitoring for transmitter interface 92 is identical to that of receiver interface 90. Transmitter interface 92 bridges across twenty-four Customer Out BNC connectors 60 of customer interface panel 40 and selects a single Customer Out BNC connector signal for placement onto the selected spare receive circuitry. The twenty-four Customer Out BNC connectors, representing twenty-four separate outbound transmission paths, are divided into four groups of six connectors each. These groups are wired-or'ed in the same fashion and buffered to the same single internal point as the receive signals in receiver interface 90.
.w 14 ~ i~84.~93 This portion of transmitter interface 92 is used for transmit monitoring and diagnostics only.
Transmitter interface 92 provides a separate path for sparing which connects one of the two spare network processors 46 to an appropriate Customer Out BNC connector 60. A relay tree is formed through a plurality of single pole double throw switches 110 for selection of one of spare network processors 46 and routes it to one of eight groups of three outbound relays 112. Each relay is associated with one Customer Out BNC connector 60 on customer interface panel 40. Only one of the three interfacing relay contacts 112 will be active at a time to complete the transmit sparing path through the isolating transformer .
Redundancy switch 44 performs two types of diagnostic operations, loopback and monitor. A loopback diagnostic allows the signal to be routed from the transmitter portion of either spare network processor 46 to the receive portion of either spare network processor 46. The outbound signal passes through the relay tree of switches 110 and can be looped back either at the seventh or eighth inputs of multiplexes 100 of receive analog mux block 94 or through multiplexes 114 of transmit analog mux block 95. Loopback through transmit analog mux block 95 include relays 112 whose status can be checked.
The monitor function allows a signal on the inbound or outbound path from Customer In connectors or Customer Out connectors respectively to be connected to either spare network processors 46 and to monitoring jack 82. The monitoring function can be effectuated even with the main network processor 42 active. The monitor jack output signal level is approximately 20 dB lower than the level applied to the selected spare network processor 46.
Preferably, the loopback and transmit monitor functions cannot be performed during sparing because receiver interface 90 of redundancy switch 44 is internally . ' ~. Y, % ~. \, ~'. 7y dedicated to the spare receive path. Control logic 120 drive the switches and multiplexers of redundancy switch 44 under the control of microcontroller unit 80.
In summary, a redundancy switch provides sparing, monitoring, and diagnostic operations on network electrical signals without breaking or switching the network signals from a primary transmission path. The redundancy switch allows for signal verification and integrity checks without interrupting the traffic flow of the signals.
Thus, it is apparent that there has been provided, in accordance with the present invention, a signal protection system that satisfies the advantages set forth above.
Although the preferred embodiment has been described in detail, it should be understood that various changes, substitutions, and alterations can be made herein. For example, though interfacing is shown with a specific number of signals, any number of signals can be incorporated into the protection scheme. Further, though specific switches and selection devices are shown, routing and selection of signals can be done in a variety of ways known in the art.
Other examples are readily ascertainable by one skilled in the art and could be made without departing from the spirit and scope of the present invention as defined by the following claims.
FIGURE 1 is a block diagram of an integrated multi-rate cross-connect system 10. Integrated multi-rate cross-connect system 10 includes a broadband subsystem 12 having high speed optical units 14, high speed electrical units 16, and a broadband matrix 18. High speed optical units 14 interface with broadband matrix 18 over an internal transmission link 20 for routing of network optical signals. High speed electrical units 16 interface with broadband matrix 18 over internal transmission link 20 for routing of network electrical signals. Broadband matrix 18 cross-connects signals back to the network through high speed optical units 14 or high speed electrical unit 16 or through a wideband subsystem 22.
Integrated multi-rate cross-connect system 10 also includes a wideband subsystem 22 that has a plurality of tributary signal processing subsystems 24, low speed electrical units 26, and a wideband matrix center stage 28.
Low speed electrical units 26 interface with a tributary signal processing subsystem 24 over an internal transmission link 20 for routing network electrical signals. Tributary signal processing subsystems 24 interface with broadband subsystem 12, a narrowband subsystem 30, and the network to convert signal information into a proprietary format for cross-connection through wideband matrix center stage 28.
Integrated multi-rate cross-connect system 10 also includes a narrowband subsystem 30 that has a narrowband interface 32, a narrowband matrix 34, and a switching unit 36. Switching unit 36 interfaces with narrowband matrix 34 over internal transmission link 20 for routing of lower rate network electrical signals. Narrowband interface 32 provides a link between a tributary signal processing subsystem 24 of wideband subsystem 22 and narrowband matrix 34. Broadband subsystem 12, wideband subsystem 22, and narrowband subsystem 30 are all under control of an administration subsystem (not shown).
For more information on the functions and operations of each component within integrated multi-rate cross connect system, please refer to U.S. Patent No. 5,436,890, entitled "Integrated Multi-Rate Cross-connect System", which issued on July 25, 1995. Discussion will now be focussed on the function and operation of high speed electrical unit 16.
FIGURE 2 is a block diagram of high speed electrical unit 16. High speed electrical unit 16 includes customer interface panels 40, each receiving and transmitting (preferably twelve) network DS3 or STS-1 electrical signals or a mixture thereof. Customer interface panel 40 routes the network electrical signals to and from one of a plurality of network processors 42, wherein each network processor 42 receives a separate network electrical signal.
Each network processor 42 handles one of the DS3 or STS-1 type of electrical signals. Customer interface panel 40 also routes network signals to a redundancy switch 44.
Redundancy switch 44 selectively routes network electrical signals to one of two spare network processors 46. In the preferred embodiment, there is one spare network processor 46 for every twelve network processors 42.
Of the two spare network processors 46 shown, preferably one is dedicated to DS3 electrical signals and the other is dedicated to STS-1 electrical signals. For inbound traffic, network processors 42 (and spare network processors 46 as required) place the network electrical signals into appropriate proprietary formats for transmission to redundant matrix interfaces 48. For outbound traffic, network processors 42 (and spare network processors 46 as required) convert signals received from matrix interfaces 48 in the proprietary format into 2184~~93 appropriate network electrical signals for transmission to the network through customer interface panel 40.
Matrix interfaces 48 multiplex inbound signals from network processors 42 (and spare network processors 46 as required) for transmission over internal transmission link 20. Matrix interfaces 48 also demultiplex outbound signals from internal transmission link 20 for transmission to separate network processors 42. Preferably, each matrix interface 48 multiplexes twelve proprietary signal formats from twelve separate network processors 42 (or from one of the two spare network processors 46 as required) for placement onto internal transmission link 20. In the outbound direction, matrix interfaces 48 demultiplex proprietary signal formats from internal transmission link 20 into twelve separate proprietary signal formats for placement onto each network processor 42 (or spare network processor 46 as required). Redundant unit controllers 50 handle control for high speed electrical unit 16. Attached processors 52 are included to process SONET and DS3 overhead and are able to insert and extract applicable overhead in internal transmission link 20.
For inbound operation of high speed electrical unit 16, customer interface panels 40 provide BNC connector interfaces to preferably forty-eight network electrical signals at the DS3 and/or STS-1 rate. Customer interface panel 40 connects the DS3 and/or STS-1 network electrical signals to network processors 42 and redundancy switch 44.
Each network processor 42 receives a separate DS3 or STS-1 network electrical signal for termination and placement into a proprietary STS-1P format. Proprietary STS-iP
signals from twelve of the network processors 42 are sent to a first pair of redundant matrix interfaces 48.
Matrix interfaces 48 multiplex the proprietary STS-1P
signals into a multiplex STS-12P signal for transmission over internal transmission link 20. Internal transmission link 20 interfaces high speed electrical unit 16 to :.t : ,..1 218!893 broadband matrix 18 and carries system data, DS3 overhead, SONET overhead, proprietary overhead, timing, control, and status information.
Redundancy switch 44 and spare network processors 46 provide equipment protection interface for high speed electrical unit 16. In each half of high speed electrical unit 16, one spare network processor 46 is dedicated to DS3 protection and the other spare network processor 46 is dedicated to STS-1 protection. Each redundancy switch 44 has access to twenty-four of the network electrical signals and may select any one of these signals to be sent to one of the two spare network processors 46. Therefore, the overall protection scheme for each half of high speed electrical unit 16 has a ratio of 1:24.
In the outbound direction, matrix interfaces 48 demultiplex the multiplexed STS-12P signal from internal transmission link 20 and distribute twelve discrete electrical proprietary STS-1P signals to network processors 42. Network processors 42 terminate the respective proprietary STS-1P signals and either remove the DS3 signal from the STS synchronous payload envelope or leave the proprietary STS-1P signal intact and remove the proprietary overhead and replace it with SONET compatible overhead. By having redundant matrix interfaces 48, matrix plane independence is maintained from the matrix to the network processors 42. This allows for the network processors 42 to monitor both planes and select the most reliable path.
Matrix interfaces 48 also distribute proprietary STS-iP
signals to spare network processors 46 as required for appropriate protection processing.
Control for high speed electrical unit 16 is handled by redundant unit controllers 50. Unit controllers 50 distribute control links to all network processors 42, matrix interfaces 48, redundancy switches 44, and attached processors 52. Control from the administration subsystem is passed to high speed electrical unit 16 through matrix :;.:n 1~ ~i~4~93 interfaces 48 and internal transmission links 20. This control information is extracted from internal transmission link 20 overhead of the first pair of matrix interfaces 48 and sent to unit controllers 50. Unit controllers 50 interpret the control packet and determine which subordinate cards to control. Unit controller 50 uses these same interfaces to report status back to the administration subsystem.
Redundant attached processors 52 are responsible for processing overhead within high speed electrical unit 16.
Under unit controller 50 control, attached processors 52 provide serial overhead interfaces to all network processors 42. Overhead that is not processed on network processors 42 is sent to attached processors 52 where it is multiplexed into internal transmission link 20 via matrix interfaces 48.
FIGURE 3 shows a high level application for redundancy switch 44. Redundancy switch 44 places spare network processors 46 into the inbound and outbound paths on customer interface panel 40 from and to the network, respectively, for processing the actual network electrical signals in the case of a failure of one of the main network processors 42.
In the outbound direction to the network, the outbound path is a transmission line 61 that connects an output of network processor 42 to a Customer Out BNC connector 60 terminated on a 75 Ohm unbalanced load 62. Transmission line 61 is tapped on the customer interface panel 40 to connect an output of redundancy switch 44 to Customer Out BNC connector 60 in the event of a failure of network processor 42. During non-failure operation, a relay 64 is set to allow network processor 42 to output network signals on the outbound path to the network through Customer Out BNC connector 60. A relay 66 is set on redundancy switch 44 to allow for monitoring of the network signal on the outbound path.
11 ' In the event of a failure, relay 64 switches to prevent network processor 42 from outputting network electrical signals onto the outbound path. Relay 66 switches to allow network electrical signals to be placed on the outbound path from one of spare network processors 46 through redundancy switch 44. The elected spare network processor 46 takes the place of the failed network processor 42 by providing appropriate network signals on the outbound path through redundancy switch 44.
In the inbound direction from the network, network electrical signals are received on an inbound path from a transmission line 63 that joins a Customer In BNC connector 70 and a 75 Ohm termination load 72 of customer interface panel 40. Transmission line 63 is tapped in two places, one for connecting to a very high input impedance receiver 74 on network processor 42 and two for connecting to a very high input impedance receiver 76 on redundancy switch 44.
During normal operation, receiver 74 of network processor 42 is active and receiver 76 of redundancy switch 44~is in standby through disconnection of relay switch 78.
In the event of a failure, relay switch 78 places receiver 76 in the active mode to allow for network electrical signals on the inbound path to be routed to one of the spare network processors 46. When receiver 76 is in the active mode, inbound network electrical signals received at receiver 74 are ignored.
A microcontroller unit 80 locally performs all the activities of supervision and control of redundancy switch 44. Microcontroller unit 80 is subordinate to unit controller 50. Redundancy switch 44 also includes a monitor jack 82 to monitor an analog buffered waveform of a network electrical signal available at one of the inbound or outbound connectors on customer interface panel 40. The monitor function of redundancy switch 44 provides for bridged access to the analog inbound and outbound signals from the primary network processors 42. This capability is . ~ ~, .,~ .:..,., ' . ,.' .. 12 ~ I g~.a93 used to test the integrity of the data to and from the network processors 42 and is available when sparing is not required.
The structure of redundancy switch 44 is designed to facilitate fault isolations on the outbound and inbound signal paths without interrupting the main traffic flow.
Self checking and isolation of defective components is also performed by redundancy switch 44. Redundancy switch 44 verifies inbound path and digital signal integrity without interrupting the primary signal path. The outbound path and digital signal integrity can also be verified without interrupting the main traffic flow. Inbound and outbound paths can be verified internally for isolation of defective components. The integrity of spare network processors 46 can also be verified.
FIGURE 4 is a block diagram of redundancy switch 44.
Redundancy switch 44 includes a receiver interface 90 and a transmitter interface 92. Receiver interface 90 bridges across twenty-four Customer In BNC connectors 70 of customer interface panel 40 and selects a single Customer In BNC connector signal for placement onto the selected spare receive circuit. The twenty-four Customer In BNC
connectors 70, representing twenty-four separate inbound transmission paths, are divided into four groups of six connectors each. Each group of six inbound transmission paths are associated to one of four receive analog mux blocks 94. The four receive analog mux blocks 94 are further multiplexed by multiplexers 96 and 98 to provide a single signal which is buffered to monitor jack 82 and spare network processors 46.
One of the four receive analog mux blocks 94 provides selection between six inbound transmission paths and two diagnostic ports. Six inbound transmission paths from corresponding Customer In BNC connectors 70 form six of the inputs to an analog 8:1 multiplexes 100. The seventh and 13 ~ ~ ~4~~3 r.
eighth inputs are from emitter follower buffer (EFB) amplifier outputs and are used for diagnostic purposes.
The signal path for a network electrical signal proceeds from a Customer In BNC connector 70 to a transformer 102, an EFB amplifier 104, and multiplexer 100.
Transformer 102 is used to isolate connector ground from logic ground. EFB amplifier 104 provides impedance conversion and presents a high impedance towards the Customer In BNC connector 70 and a low impedance towards multiplexer 100. Multiplexer 100 selects one of the EFB
amplifier outputs to be further multiplexed.
The output of receive analog mux block 94 at multiplexer 100 connects to multiplexer 96 that also receives the outputs of the corresponding transmit signals for monitoring purposes. Multiplexer 98 provides similar connections for the remaining receive analog mux blocks 94.
Multiplexers 96 and 98 feed a single pole double throw switch 106 to reach a single internal point to which the twenty-four signals from respective Customer In connectors converge. This internal receive point is routed to monitor jack 82 and to one of two spare network processors 46 as determined by switch 108. In this manner, redundancy switch 44 provides monitoring capability 'of network electrical signals on both the inbound and outbound transmission paths.
Monitoring for transmitter interface 92 is identical to that of receiver interface 90. Transmitter interface 92 bridges across twenty-four Customer Out BNC connectors 60 of customer interface panel 40 and selects a single Customer Out BNC connector signal for placement onto the selected spare receive circuitry. The twenty-four Customer Out BNC connectors, representing twenty-four separate outbound transmission paths, are divided into four groups of six connectors each. These groups are wired-or'ed in the same fashion and buffered to the same single internal point as the receive signals in receiver interface 90.
.w 14 ~ i~84.~93 This portion of transmitter interface 92 is used for transmit monitoring and diagnostics only.
Transmitter interface 92 provides a separate path for sparing which connects one of the two spare network processors 46 to an appropriate Customer Out BNC connector 60. A relay tree is formed through a plurality of single pole double throw switches 110 for selection of one of spare network processors 46 and routes it to one of eight groups of three outbound relays 112. Each relay is associated with one Customer Out BNC connector 60 on customer interface panel 40. Only one of the three interfacing relay contacts 112 will be active at a time to complete the transmit sparing path through the isolating transformer .
Redundancy switch 44 performs two types of diagnostic operations, loopback and monitor. A loopback diagnostic allows the signal to be routed from the transmitter portion of either spare network processor 46 to the receive portion of either spare network processor 46. The outbound signal passes through the relay tree of switches 110 and can be looped back either at the seventh or eighth inputs of multiplexes 100 of receive analog mux block 94 or through multiplexes 114 of transmit analog mux block 95. Loopback through transmit analog mux block 95 include relays 112 whose status can be checked.
The monitor function allows a signal on the inbound or outbound path from Customer In connectors or Customer Out connectors respectively to be connected to either spare network processors 46 and to monitoring jack 82. The monitoring function can be effectuated even with the main network processor 42 active. The monitor jack output signal level is approximately 20 dB lower than the level applied to the selected spare network processor 46.
Preferably, the loopback and transmit monitor functions cannot be performed during sparing because receiver interface 90 of redundancy switch 44 is internally . ' ~. Y, % ~. \, ~'. 7y dedicated to the spare receive path. Control logic 120 drive the switches and multiplexers of redundancy switch 44 under the control of microcontroller unit 80.
In summary, a redundancy switch provides sparing, monitoring, and diagnostic operations on network electrical signals without breaking or switching the network signals from a primary transmission path. The redundancy switch allows for signal verification and integrity checks without interrupting the traffic flow of the signals.
Thus, it is apparent that there has been provided, in accordance with the present invention, a signal protection system that satisfies the advantages set forth above.
Although the preferred embodiment has been described in detail, it should be understood that various changes, substitutions, and alterations can be made herein. For example, though interfacing is shown with a specific number of signals, any number of signals can be incorporated into the protection scheme. Further, though specific switches and selection devices are shown, routing and selection of signals can be done in a variety of ways known in the art.
Other examples are readily ascertainable by one skilled in the art and could be made without departing from the spirit and scope of the present invention as defined by the following claims.
Claims (18)
1. A signal protection and monitoring system, comprising:
a main processor operable to receive an inbound customer signal on an inbound transmission path and generate an outbound customer signal on an outbound transmission path;
a redundancy switch operable to receive and monitor said inbound customer signal on said inbound transmission path and said outbound customer signal on said outbound transmission path, said redundancy switch operable to detect a failure of said main processor in response to monitoring of said inbound and outbound customer signals;
a spare processor operable to receive said inbound customer signal from said redundancy switch upon indication of said failure of said main processor, said spare processor operable to generate said outbound customer signal for transmission through said redundancy switch and onto said outbound transmission path upon indication of said failure of said main processor.
a main processor operable to receive an inbound customer signal on an inbound transmission path and generate an outbound customer signal on an outbound transmission path;
a redundancy switch operable to receive and monitor said inbound customer signal on said inbound transmission path and said outbound customer signal on said outbound transmission path, said redundancy switch operable to detect a failure of said main processor in response to monitoring of said inbound and outbound customer signals;
a spare processor operable to receive said inbound customer signal from said redundancy switch upon indication of said failure of said main processor, said spare processor operable to generate said outbound customer signal for transmission through said redundancy switch and onto said outbound transmission path upon indication of said failure of said main processor.
2. The signal protection and monitoring system of Claim 1, wherein said redundancy switch routes said outbound customer signal back to said spare processor for self diagnostic testing purposes.
3. The signal protection and monitoring system of Claim 1, wherein said outbound customer signal from said main processor is switched out of said outbound transmission path upon indication of said failure in said main processor.
4. The signal protection and monitoring system of Claim 1, wherein said redundancy switch receives an indication of said failure in said main processor and performs switching to couple said spare processor to said inbound and outbound transmission paths.
5. The signal protection and monitoring system of Claim 1, further comprising a unit controller operable to determine said failure in said main processor, said unit controller generating supervisory signals to control selection and operation of said main processor, said redundancy switch, and said spare processor.
6. The signal protection and monitoring system of Claim 1, wherein said redundancy switch performs monitoring functions on said inbound and outbound customer signals.
7. The signal protection and monitoring system of Claim 1, further comprising:
a customer interface panel for coupling said main processor, said redundancy switch, and said spare processor to said inbound and outbound transmission paths in order to interface with said inbound and outbound customer signals.
a customer interface panel for coupling said main processor, said redundancy switch, and said spare processor to said inbound and outbound transmission paths in order to interface with said inbound and outbound customer signals.
8. A redundancy switch for use in a signal protection and monitoring system, comprising:
a receiver interface unit operable to receive an inbound customer signal on an inbound transmission path of a main processor, said receiver interface unit including a first selection circuit operable to route said inbound customer signal to one of a first spare processor and a second spare processor in response to a failure of said main processor, said first selection circuit further operable to route said inbound customer signal to a monitoring port;
a transmitter interface unit operable to place an outbound customer signal onto an outbound transmission path of said main processor, said transmitter interface unit including a second selection circuit operable to route said outbound customer signal from one of said first and second spare processors to said outbound transmission path in response to said failure of said main processor; and a microcontroller unit operable to control said first and second selection circuits in routing said inbound and outbound customer signals.
a receiver interface unit operable to receive an inbound customer signal on an inbound transmission path of a main processor, said receiver interface unit including a first selection circuit operable to route said inbound customer signal to one of a first spare processor and a second spare processor in response to a failure of said main processor, said first selection circuit further operable to route said inbound customer signal to a monitoring port;
a transmitter interface unit operable to place an outbound customer signal onto an outbound transmission path of said main processor, said transmitter interface unit including a second selection circuit operable to route said outbound customer signal from one of said first and second spare processors to said outbound transmission path in response to said failure of said main processor; and a microcontroller unit operable to control said first and second selection circuits in routing said inbound and outbound customer signals.
9. The redundancy switch of Claim 8, wherein said receiver interface unit is operable to receive a transmitter signal from one of said first and second spare processors through said second selection circuit, said first selection circuit operable to route said transmitter signal to said monitoring port and back to one of said first and second spare processors for diagnostic testing.
10. The redundancy switch of Claim 8, wherein said transmitter interface unit is operable to receive a transmitter signal from one of said first and second spare processors through said second selection circuit, said first selection circuit operable to route said transmitter signal to said monitoring port and back to one of said first and second spare processors for diagnostic testing.
11. The redundancy switch of Claim 10, wherein said transmitter interface unit includes a relay operable to selectively place said outbound customer signal onto said outbound transmission path, said transmitter signal being routed through said relay in order to determine a status of said relay.
12. The redundancy switch of Claim 8, wherein said transmitter interface unit is operable to receive an outbound customer signal from said outbound transmission path, said first selection circuit operable to route said received outbound customer signal to said monitoring port.
13. The redundancy switch of Claim 8, wherein said first and second selection circuits include multiplexers and switches operable to route said outbound and inbound customer signals as determined by said microcontroller unit.
14. The redundancy switch of Claim 8, wherein said receiver and transmitter interface units include a transformer on said inbound and outbound transmission paths operable to isolate said inbound and outbound customer signals from ground.
15. The redundancy switch of Claim 8, wherein said receiver and transmitter interface units include emitter follower buffer amplifiers to provide impedance conversion between said inbound and outbound transmission paths and said first and second selection circuits.
16. A redundancy switch for use in a signal protection and monitoring system, comprising:
a receiver interface unit operable to receive an inbound customer signal on an inbound transmission path of a main processor, said receiver interface unit including a first selection circuit operable to route said inbound customer signal to one of a first spare processor and a second spare processor, said first selection circuit operable to route said inbound customer signal to a monitoring port, said receiver interface unit operable to receive a transmitter signal from one of said first and second spare processors through said second selection circuit, said first selection circuit operable to route said transmitter signal to said monitoring port and back to one of said first and second spare processors for diagnostic testing;
a transmitter interface unit operable to place an outbound customer signal onto an outbound transmission path of said main processor, said transmitter interface unit including a second selection circuit operable to route said outbound customer signal from one of said first and second spare processors to said outbound transmission path, said transmitter interface unit operable to receive said transmitter signal from one of said first and second spare processors through said second selection circuit, said first selection circuit operable to route said transmitter signal to said monitoring port and back to one of said first and second spare processors for diagnostic testing, said transmitter interface unit including a relay operable to selectively place said outbound customer signal onto said outbound transmission path, said transmitter signal being routed through said relay in order to determine a status of said relay, said transmitter interface unit operable to receive an outbound customer signal from said outbound transmission path, said first selection circuit operable to route said received outbound customer signal to said monitoring port; and a microcontroller unit operable to control said first and second selection circuits in routing said inbound and outbound customer signals, said microcontroller unit operable to provide routing signals to said receiver and transmitter interface unit in response to said failure of said main processor.
a receiver interface unit operable to receive an inbound customer signal on an inbound transmission path of a main processor, said receiver interface unit including a first selection circuit operable to route said inbound customer signal to one of a first spare processor and a second spare processor, said first selection circuit operable to route said inbound customer signal to a monitoring port, said receiver interface unit operable to receive a transmitter signal from one of said first and second spare processors through said second selection circuit, said first selection circuit operable to route said transmitter signal to said monitoring port and back to one of said first and second spare processors for diagnostic testing;
a transmitter interface unit operable to place an outbound customer signal onto an outbound transmission path of said main processor, said transmitter interface unit including a second selection circuit operable to route said outbound customer signal from one of said first and second spare processors to said outbound transmission path, said transmitter interface unit operable to receive said transmitter signal from one of said first and second spare processors through said second selection circuit, said first selection circuit operable to route said transmitter signal to said monitoring port and back to one of said first and second spare processors for diagnostic testing, said transmitter interface unit including a relay operable to selectively place said outbound customer signal onto said outbound transmission path, said transmitter signal being routed through said relay in order to determine a status of said relay, said transmitter interface unit operable to receive an outbound customer signal from said outbound transmission path, said first selection circuit operable to route said received outbound customer signal to said monitoring port; and a microcontroller unit operable to control said first and second selection circuits in routing said inbound and outbound customer signals, said microcontroller unit operable to provide routing signals to said receiver and transmitter interface unit in response to said failure of said main processor.
17. The redundancy switch of Claim 16, wherein said receiver interface unit and said transmitter interface unit are capable of processing a plurality of inbound and outbound customer signals respectively.
18. The redundancy switch of Claim 16, wherein said first and second selection circuits include multiplexers and switches controlled by said microcontroller unit.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/270,019 US5574718A (en) | 1994-07-01 | 1994-07-01 | Signal protection and monitoring system |
US270,019 | 1994-07-01 | ||
PCT/US1995/007291 WO1996001533A1 (en) | 1994-07-01 | 1995-06-08 | Signal protection and monitoring system |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2184893A1 CA2184893A1 (en) | 1996-01-18 |
CA2184893C true CA2184893C (en) | 2000-08-08 |
Family
ID=23029557
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002184893A Expired - Fee Related CA2184893C (en) | 1994-07-01 | 1995-06-08 | Signal protection and monitoring system |
Country Status (6)
Country | Link |
---|---|
US (2) | US5574718A (en) |
EP (1) | EP0769227A4 (en) |
JP (1) | JP2826907B2 (en) |
CA (1) | CA2184893C (en) |
MX (1) | MX9605976A (en) |
WO (1) | WO1996001533A1 (en) |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5574718A (en) * | 1994-07-01 | 1996-11-12 | Dsc Communications Corporation | Signal protection and monitoring system |
US6067286A (en) * | 1995-04-11 | 2000-05-23 | General Datacomm, Inc. | Data network switch with fault tolerance |
US6009075A (en) | 1996-03-29 | 1999-12-28 | Dsc Communications Corporation | Transport interface for performing protection switching of telecommunications traffic |
JP3043654B2 (en) * | 1997-03-28 | 2000-05-22 | 日本電気通信システム株式会社 | Multimedia storage system and its redundant configuration |
EP2018067A3 (en) | 1997-11-18 | 2009-08-12 | Sony Corporation | Signal processing device and method for switching signal processors thereof |
US6330221B1 (en) * | 1998-06-18 | 2001-12-11 | Cisco Technology, Inc. | Failure tolerant high density dial router |
US7082113B1 (en) * | 1998-09-18 | 2006-07-25 | Lucent Technologies, Inc. | TDMA communication system and method including discontinuous modulation for reducing adjacent and co-channel interference |
US6600741B1 (en) * | 1999-03-25 | 2003-07-29 | Lucent Technologies Inc. | Large combined broadband and narrowband switch |
US6202149B1 (en) * | 1998-09-30 | 2001-03-13 | Ncr Corporation | Automated application fail-over for coordinating applications with DBMS availability |
US6263433B1 (en) | 1998-09-30 | 2001-07-17 | Ncr Corporation | Provision of continuous database service and scalable query performance using active redundant copies |
US7480713B2 (en) * | 2000-12-15 | 2009-01-20 | International Business Machines Corporation | Method and system for network management with redundant monitoring and categorization of endpoints |
WO2002091203A1 (en) * | 2001-05-03 | 2002-11-14 | Nokia Inc. | Method and system for implementing mpls redundancy |
CA2358038A1 (en) * | 2001-09-27 | 2003-03-27 | Alcatel Canada Inc. | System and method for selection of redundant control path links in a multi-shelf network element |
US7619886B2 (en) * | 2001-09-27 | 2009-11-17 | Alcatel-Lucent Canada Inc. | Method and apparatus for providing a common support services infrastructure for a network element |
US7710866B2 (en) * | 2001-09-27 | 2010-05-04 | Alcatel-Lucent Canada Inc. | Method and apparatus for optimization of redundant link usage in a multi-shelf network element |
US6766482B1 (en) | 2001-10-31 | 2004-07-20 | Extreme Networks | Ethernet automatic protection switching |
EP1331769B1 (en) * | 2002-01-24 | 2005-08-31 | Alcatel Canada Inc. | Method and apparatus for providing redundant protocol processes in a network element |
JP2003234825A (en) * | 2002-02-06 | 2003-08-22 | Mitsubishi Electric Corp | Device for transmitting digital signal |
US7340644B2 (en) * | 2002-12-02 | 2008-03-04 | Marvell World Trade Ltd. | Self-reparable semiconductor and method thereof |
US7185225B2 (en) * | 2002-12-02 | 2007-02-27 | Marvell World Trade Ltd. | Self-reparable semiconductor and method thereof |
US20060001669A1 (en) * | 2002-12-02 | 2006-01-05 | Sehat Sutardja | Self-reparable semiconductor and method thereof |
US7289434B2 (en) * | 2002-12-05 | 2007-10-30 | Cisco Technology, Inc. | Method for verifying function of redundant standby packet forwarder |
US7095713B2 (en) * | 2003-04-25 | 2006-08-22 | Alcatel Ip Networks, Inc. | Network fabric access device with multiple system side interfaces |
US7194655B2 (en) | 2003-06-12 | 2007-03-20 | International Business Machines Corporation | Method and system for autonomously rebuilding a failed server and a computer system utilizing the same |
CN100386991C (en) * | 2004-11-19 | 2008-05-07 | 上海贝尔阿尔卡特股份有限公司 | Protector of low order RMB high order service board for transmission apparatus of synchronous digital system |
JP2006154991A (en) * | 2004-11-26 | 2006-06-15 | Fujitsu Ltd | Information processing system, control method of information processing system, monitoring device, monitoring program, and maintenance program |
US7212127B2 (en) * | 2004-12-20 | 2007-05-01 | Avery Dennison Corp. | RFID tag and label |
US7694023B1 (en) | 2006-01-24 | 2010-04-06 | Lockheed Martin Corporation | Routing a processor communication |
US20080123537A1 (en) * | 2006-11-29 | 2008-05-29 | Kumhyr David B | Method and Apparatus for Facilitating the Detection of Loop-Back Conditions in Computer Networks |
US8718079B1 (en) | 2010-06-07 | 2014-05-06 | Marvell International Ltd. | Physical layer devices for network switches |
RU2697633C1 (en) * | 2018-10-08 | 2019-08-15 | Федеральное государственное бюджетное образовательное учреждение высшего образования "Казанский государственный энергетический университет" (ФГБОУ ВО "КГЭУ") | Multiprocessing information and control system of relay protection and automation based on passive optical network |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3881185A (en) * | 1973-07-30 | 1975-04-29 | Columbia Scient Ind | Electronic multi-media programmer |
US4435803A (en) * | 1980-03-31 | 1984-03-06 | International Telephone And Telegraph Corporation | Analog subscriber/trunk module with shared ringing source and ring-trip |
JPS5745624A (en) * | 1980-09-02 | 1982-03-15 | Nec Corp | Information processor |
US4442502A (en) * | 1981-03-30 | 1984-04-10 | Datapoint Corporation | Digital information switching system |
US4485467A (en) * | 1982-02-18 | 1984-11-27 | Teknekron Infoswitch Corporation | Digital information switch matrix with on-line/off-line diagnostic features |
US4631719A (en) * | 1984-04-13 | 1986-12-23 | Rockwell International Corporation | Channel looping apparatus for failure analysis |
US4736339A (en) * | 1985-12-16 | 1988-04-05 | Gte Communication Systems Corporation | Circuit for simplex I/O terminal control by duplex processors |
US4710926A (en) * | 1985-12-27 | 1987-12-01 | American Telephone And Telegraph Company, At&T Bell Laboratories | Fault recovery in a distributed processing system |
JPS63100843A (en) * | 1986-10-16 | 1988-05-02 | Nippon Denso Co Ltd | Communication control device |
US4847837A (en) * | 1986-11-07 | 1989-07-11 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Local area network with fault-checking, priorities and redundant backup |
US4933838A (en) * | 1987-06-03 | 1990-06-12 | The Boeing Company | Segmentable parallel bus for multiprocessor computer systems |
ATE86059T1 (en) * | 1987-12-16 | 1993-03-15 | Siemens Ag | METHOD OF SWITCHING ONE LINE GROUP TO PARTNER LINE GROUP IN TELECOMMUNICATIONS SWITCHING SYSTEMS. |
CA1321001C (en) * | 1988-02-04 | 1993-08-03 | Nec Corporation | Transmission line switching system |
JPH02131040A (en) * | 1988-11-11 | 1990-05-18 | Hitachi Ltd | Digital path monitor method, stuff multiplex conversion device and communication system |
US5027342A (en) * | 1989-05-03 | 1991-06-25 | The University Of Toronto Innovations Foundation | Local area network |
JP2560510B2 (en) * | 1990-03-06 | 1996-12-04 | 日本電気株式会社 | Network management manager switching method |
US5117360A (en) * | 1990-03-28 | 1992-05-26 | Grumman Aerospace Corporation | Joint surveillance target attack radar system (JSTARS) |
US5231640A (en) * | 1990-07-20 | 1993-07-27 | Unisys Corporation | Fault tolerant processor/memory architecture |
DE69229297T2 (en) * | 1991-03-06 | 1999-09-30 | Fujitsu Ltd | Fault-tolerant communication control processor |
JPH0831856B2 (en) * | 1991-08-16 | 1996-03-27 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Device and method for replacing a fault signal carrying line with a spare signal carrying line |
US5216666A (en) * | 1991-12-12 | 1993-06-01 | Alcatel Network Systems, Inc. | 1:n ring-type signal protection apparatus |
WO1994008413A1 (en) * | 1992-09-30 | 1994-04-14 | Fujitsu Limited | Switching controller and switching control method to standby system in mixed system of duplex system and backup line |
US5436890A (en) * | 1993-12-30 | 1995-07-25 | Dsc Communications Corporation | Integrated multi-rate cross-connect system |
US5574718A (en) * | 1994-07-01 | 1996-11-12 | Dsc Communications Corporation | Signal protection and monitoring system |
-
1994
- 1994-07-01 US US08/270,019 patent/US5574718A/en not_active Expired - Fee Related
-
1995
- 1995-06-08 CA CA002184893A patent/CA2184893C/en not_active Expired - Fee Related
- 1995-06-08 WO PCT/US1995/007291 patent/WO1996001533A1/en not_active Application Discontinuation
- 1995-06-08 JP JP8503872A patent/JP2826907B2/en not_active Expired - Fee Related
- 1995-06-08 MX MX9605976A patent/MX9605976A/en not_active IP Right Cessation
- 1995-06-08 EP EP95922261A patent/EP0769227A4/en not_active Withdrawn
-
1996
- 1996-11-12 US US08/748,202 patent/US5896370A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
WO1996001533A1 (en) | 1996-01-18 |
EP0769227A1 (en) | 1997-04-23 |
EP0769227A4 (en) | 1999-08-18 |
JPH09507982A (en) | 1997-08-12 |
US5896370A (en) | 1999-04-20 |
MX9605976A (en) | 1997-12-31 |
CA2184893A1 (en) | 1996-01-18 |
US5574718A (en) | 1996-11-12 |
JP2826907B2 (en) | 1998-11-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2184893C (en) | Signal protection and monitoring system | |
US6005696A (en) | Backhauling test procedures for communications networks | |
US6724880B1 (en) | Method and apparatus for sparing communications circuits | |
CA2187289C (en) | Grooming device for streamlining telecommunication signals | |
WO2000076157A1 (en) | Method and apparatus for hybrid protection in a switching network | |
US5345438A (en) | Transmission device capable of readily controlling active and backup sections | |
US5901024A (en) | Apparatus and method for circuit protection | |
US7546034B2 (en) | Circuit arrangement for line protection of optical data transmission | |
US5321394A (en) | Spare card connection circuitry for high-speed telecommunications transmitters/receivers and methods | |
US5335105A (en) | High speed communications interface protection system | |
CA2302257C (en) | Communication device for the transmission of information signals | |
US7477595B2 (en) | Selector in switching matrix, line redundant method, and line redundant system | |
EP0132916A1 (en) | Communication system | |
US5086348A (en) | System for connecting optical lines to a wideband telecommunications exchange | |
US6999410B2 (en) | Apparatus for the transmission and/or reception of data, and method for controlling this apparatus | |
CA2076996C (en) | Transmission line switching devices capable of switching to a redundant system when a failure occurs in the system path | |
US6768735B1 (en) | Method and apparatus for controlling signaling links in a telecommunications system | |
JP2977344B2 (en) | Optical fiber transmission system | |
JP2507609B2 (en) | ISDN subscriber interface equipment | |
JPS61234634A (en) | Switching system for optical transmission line | |
JPH1022961A (en) | 1-to-n optical line switch system using adm device | |
JPH1141173A (en) | Optical cross connect device and optical transmission system | |
KR200177378Y1 (en) | Connection apparatus for testing in a cable interface board | |
JPS63217759A (en) | Digital trunk test system | |
JPS636926A (en) | Optical fiber changeover circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKLA | Lapsed |