CA2010634A1 - Appareil de traitement numerique - Google Patents

Appareil de traitement numerique

Info

Publication number
CA2010634A1
CA2010634A1 CA2010634A CA2010634A CA2010634A1 CA 2010634 A1 CA2010634 A1 CA 2010634A1 CA 2010634 A CA2010634 A CA 2010634A CA 2010634 A CA2010634 A CA 2010634A CA 2010634 A1 CA2010634 A1 CA 2010634A1
Authority
CA
Canada
Prior art keywords
jobs
processing apparatus
processing
memory
digital processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2010634A
Other languages
English (en)
Other versions
CA2010634C (fr
Inventor
Taro Nakagami
Akira Sakamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Publication of CA2010634A1 publication Critical patent/CA2010634A1/fr
Application granted granted Critical
Publication of CA2010634C publication Critical patent/CA2010634C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/461—Saving or restoring of program or task context
    • G06F9/462—Saving or restoring of program or task context with multiple register sets
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Complex Calculations (AREA)
  • Image Processing (AREA)
CA002010634A 1989-02-28 1990-02-22 Appareil de traitement numerique Expired - Fee Related CA2010634C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP1046752A JP2748503B2 (ja) 1989-02-28 1989-02-28 デジタル信号処理装置
JP046752/89 1989-02-28

Publications (2)

Publication Number Publication Date
CA2010634A1 true CA2010634A1 (fr) 1990-08-31
CA2010634C CA2010634C (fr) 1999-12-28

Family

ID=12756063

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002010634A Expired - Fee Related CA2010634C (fr) 1989-02-28 1990-02-22 Appareil de traitement numerique

Country Status (6)

Country Link
US (1) US5339416A (fr)
EP (1) EP0403729B1 (fr)
JP (1) JP2748503B2 (fr)
KR (1) KR100194850B1 (fr)
CA (1) CA2010634C (fr)
DE (1) DE69029608T2 (fr)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3097434B2 (ja) * 1994-01-25 2000-10-10 ヤマハ株式会社 効果付加用ディジタル信号処理装置
US5761690A (en) * 1994-07-21 1998-06-02 Motorola, Inc. Address generation apparatus and method using a peripheral address generation unit and fast interrupts
US5825770A (en) * 1996-06-06 1998-10-20 Northern Telecom Limited Multiple algorithm processing on a plurality of digital signal streams via context switching
CN1113289C (zh) * 1997-03-04 2003-07-02 松下电器产业株式会社 能执行多异步运行任务中的异步事件任务的处理器
US6374312B1 (en) * 1998-09-25 2002-04-16 Intel Corporation System for dedicating a host processor to running one of a plurality of modem programs and dedicating a DSP to running another one of the modem programs
US6625208B2 (en) * 1998-09-25 2003-09-23 Intel Corporation Modem using batch processing of signal samples
US6490628B2 (en) * 1998-09-25 2002-12-03 Intel Corporation Modem using a digital signal processor and a signal based command set
US6661848B1 (en) * 1998-09-25 2003-12-09 Intel Corporation Integrated audio and modem device
US6502138B2 (en) * 1998-09-25 2002-12-31 Intel Corporation Modem with code execution adapted to symbol rate
US6711205B1 (en) 1998-09-25 2004-03-23 Intel Corporation Tone detector for use in a modem
US6711206B1 (en) 1998-09-25 2004-03-23 Intel Corporation Modem using a digital signal processor and separate transmit and receive sequencers
GB2421091B (en) * 2004-12-07 2008-09-03 Hewlett Packard Development Co Central processor for a memory tag
JP2006215611A (ja) 2005-02-01 2006-08-17 Sony Corp 演算装置

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4995548A (fr) * 1973-01-12 1974-09-10
JPS54138354A (en) * 1978-04-20 1979-10-26 Oki Electric Ind Co Ltd Microprocessor unit
US4197579A (en) * 1978-06-06 1980-04-08 Xebec Systems Incorporated Multi-processor for simultaneously executing a plurality of programs in a time-interlaced manner
DE2841750A1 (de) * 1978-09-26 1980-04-03 Bosch Gmbh Robert Verfahren und einrichtung zum bestimmen der einzelnen stellgroessen einer brennkraftmaschine, insbesondere einer gasturbine
US4288860A (en) * 1979-08-02 1981-09-08 Sperry Corporation Dynamic storage synchronizer using variable oscillator and FIFO buffer
US4577282A (en) * 1982-02-22 1986-03-18 Texas Instruments Incorporated Microcomputer system for digital signal processing
JPS59100964A (ja) * 1982-12-01 1984-06-11 Hitachi Ltd ディスク制御システム及びその並列データ転送方法
JPS61221844A (ja) * 1985-03-23 1986-10-02 Sharp Corp マイクロ・コンピユ−タ
JPS63156236A (ja) * 1986-12-19 1988-06-29 Toshiba Corp レジスタ装置
US5036475A (en) * 1987-11-02 1991-07-30 Daikin Industries, Ltd. Image memory data processing control apparatus
US5081575A (en) * 1987-11-06 1992-01-14 Oryx Corporation Highly parallel computer architecture employing crossbar switch with selectable pipeline delay
US4965718A (en) * 1988-09-29 1990-10-23 International Business Machines Corporation Data processing system incorporating a memory resident directive for synchronizing multiple tasks among plurality of processing elements by monitoring alternation of semaphore data

Also Published As

Publication number Publication date
DE69029608T2 (de) 1997-04-24
DE69029608D1 (de) 1997-02-20
CA2010634C (fr) 1999-12-28
EP0403729B1 (fr) 1997-01-08
JP2748503B2 (ja) 1998-05-06
US5339416A (en) 1994-08-16
KR100194850B1 (ko) 1999-06-15
JPH02226336A (ja) 1990-09-07
EP0403729A2 (fr) 1990-12-27
EP0403729A3 (fr) 1992-11-19
KR900013413A (ko) 1990-09-05

Similar Documents

Publication Publication Date Title
CA2010634A1 (fr) Appareil de traitement numerique
AU509432B2 (en) Register arrangement fora pipelined data processing system
AU6864400A (en) Control unit and recorded medium
AU545944B2 (en) Vector data processing system for indirect address instructions
EP0386935A3 (fr) Appareil capable de varier le nombre d'états d'attente pour accès
DE2965636D1 (en) Data processing system having an integrated stack and register machine architecture
CA2003926A1 (fr) Methode de traitement de donnees
CA2116826A1 (fr) Systeme de traitement de donnees utilisant un bus d'adresses et un bus de donnees asynchrones non multiplexes
WO1997036227A3 (fr) Procede et systeme d'ordinateur pour traiter un ensemble d'elements de donnees sur un processeur sequentiel
EP0094042A3 (fr) Appareil de traitement de données dans lequel un bus du système est partagé par deux ou plusieurs circuits
DE3585972D1 (de) Rechner-vektorregisterverarbeitung.
JPS57121746A (en) Information processing device
EP0373790A3 (fr) Dispositif de processeur de données pour la sauvegarde et la remise en mémoire
EP0334103A3 (fr) Unité de traitement de données comportant un circuit de contournement
CA2072838A1 (fr) Processeur d'images
CA2126120A1 (fr) Systeme de traitement d'informations et sa methode de fonctionnement
JPS5261444A (en) Data bus system of information processing unit
EP0269370A3 (fr) Circuit de commande pour accès en mémoire
DE3773741D1 (de) Einschaltungsvorrichtung zum unabhaengigen verbinden von zusatzspeichern mit einem datenverarbeitungssystem.
JPS5427740A (en) Information processing unit
JPS5562582A (en) Data processing system
JPS57105019A (en) Data transfer controlling system
JPS5654510A (en) Data transferring method of sequencer
JPS524741A (en) Memory control system
JPS57186283A (en) Artificial speed-up system of low-speed memory

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed