CA1313422C - Dispositif de controle d'antememoire - Google Patents

Dispositif de controle d'antememoire

Info

Publication number
CA1313422C
CA1313422C CA000616197A CA616197A CA1313422C CA 1313422 C CA1313422 C CA 1313422C CA 000616197 A CA000616197 A CA 000616197A CA 616197 A CA616197 A CA 616197A CA 1313422 C CA1313422 C CA 1313422C
Authority
CA
Canada
Prior art keywords
cache memory
processor
data
memory
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CA000616197A
Other languages
English (en)
Inventor
Toshikatsu Mori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP62033495A external-priority patent/JPS63201852A/ja
Priority claimed from JP62060207A external-priority patent/JPS63226751A/ja
Priority claimed from CA000559045A external-priority patent/CA1299767C/fr
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of CA1313422C publication Critical patent/CA1313422C/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
CA000616197A 1987-02-18 1991-10-15 Dispositif de controle d'antememoire Expired - Lifetime CA1313422C (fr)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
JP33495/`87 1987-02-18
JP62033495A JPS63201852A (ja) 1987-02-18 1987-02-18 キヤツシユメモリのアクセス制御方式
JP60207/`87 1987-03-17
JP62060207A JPS63226751A (ja) 1987-03-17 1987-03-17 キヤツシユメモリのバスエラ−制御方式
CA000559045A CA1299767C (fr) 1987-02-18 1988-02-16 Systeme de commande pour antememoire

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CA000559045A Division CA1299767C (fr) 1987-02-18 1988-02-16 Systeme de commande pour antememoire

Publications (1)

Publication Number Publication Date
CA1313422C true CA1313422C (fr) 1993-02-02

Family

ID=27167876

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000616197A Expired - Lifetime CA1313422C (fr) 1987-02-18 1991-10-15 Dispositif de controle d'antememoire

Country Status (1)

Country Link
CA (1) CA1313422C (fr)

Similar Documents

Publication Publication Date Title
CA1124888A (fr) Hierarchie de memoire multiniveau integree pour systeme de traitement de donnees avec capacite amelioree d'ecriture canal a memoire
US5249284A (en) Method and system for maintaining data coherency between main and cache memories
US4858111A (en) Write-back cache system using concurrent address transfers to setup requested address in main memory before dirty miss signal from cache
US5499355A (en) Prefetching into a cache to minimize main memory access time and cache size in a computer system
JP3352598B2 (ja) マイクロプロセッサ
US6321296B1 (en) SDRAM L3 cache using speculative loads with command aborts to lower latency
US5201041A (en) Cache bypass apparatus
JPH0668735B2 (ja) キヤツシユメモリ−
EP0482752B1 (fr) Procédé et appareil pour maintenir l'intégrité d'une antémémoire
US5251310A (en) Method and apparatus for exchanging blocks of information between a cache memory and a main memory
JP3798049B2 (ja) データメモリおよびその動作方法
JP3236287B2 (ja) マルチプロセッサシステム
US5590310A (en) Method and structure for data integrity in a multiple level cache system
US5367657A (en) Method and apparatus for efficient read prefetching of instruction code data in computer memory subsystems
JPH05334170A (ja) デュアルポートメモリ用制御回路
CA1299767C (fr) Systeme de commande pour antememoire
US6070233A (en) Processor bus traffic optimization system for multi-level cache utilizing reflection status bit to indicate data inclusion in higher level cache
JP3515333B2 (ja) 情報処理装置
US6594732B1 (en) Computer system with memory system in which cache memory is kept clean
CA1313422C (fr) Dispositif de controle d'antememoire
JPH0580018B2 (fr)
JP3971807B2 (ja) キャッシュ記憶装置および方法
JPS60701B2 (ja) デ−タ処理装置
JP2963257B2 (ja) 処理装置
JP2982197B2 (ja) キャッシュ用バスモニタ回路

Legal Events

Date Code Title Description
MKLA Lapsed
MKEC Expiry (correction)

Effective date: 20121205