CA1300758C - Mecanisme d'utilisation d'une antememoire sans blocage au moyen d'une unite de traduction d'adresses eloignee - Google Patents
Mecanisme d'utilisation d'une antememoire sans blocage au moyen d'une unite de traduction d'adresses eloigneeInfo
- Publication number
- CA1300758C CA1300758C CA000560682A CA560682A CA1300758C CA 1300758 C CA1300758 C CA 1300758C CA 000560682 A CA000560682 A CA 000560682A CA 560682 A CA560682 A CA 560682A CA 1300758 C CA1300758 C CA 1300758C
- Authority
- CA
- Canada
- Prior art keywords
- cache memory
- cache
- address
- information holding
- holding register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
- G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
- G06F12/1063—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache the data cache being concurrently virtually addressed
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA000560682A CA1300758C (fr) | 1988-03-07 | 1988-03-07 | Mecanisme d'utilisation d'une antememoire sans blocage au moyen d'une unite de traduction d'adresses eloignee |
US07/192,258 US4970643A (en) | 1988-03-07 | 1988-05-10 | Mechanism for lock-up free cache operation with a remote address translation unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA000560682A CA1300758C (fr) | 1988-03-07 | 1988-03-07 | Mecanisme d'utilisation d'une antememoire sans blocage au moyen d'une unite de traduction d'adresses eloignee |
Publications (1)
Publication Number | Publication Date |
---|---|
CA1300758C true CA1300758C (fr) | 1992-05-12 |
Family
ID=4137577
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA000560682A Expired - Fee Related CA1300758C (fr) | 1988-03-07 | 1988-03-07 | Mecanisme d'utilisation d'une antememoire sans blocage au moyen d'une unite de traduction d'adresses eloignee |
Country Status (2)
Country | Link |
---|---|
US (1) | US4970643A (fr) |
CA (1) | CA1300758C (fr) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5202969A (en) * | 1988-11-01 | 1993-04-13 | Hitachi, Ltd. | Single-chip-cache-buffer for selectively writing write-back and exclusively writing data-block portions to main-memory based upon indication of bits and bit-strings respectively |
KR900008516A (ko) * | 1988-11-01 | 1990-06-04 | 미다 가쓰시게 | 버퍼 기억장치 |
FR2645987B1 (fr) * | 1989-04-13 | 1991-06-07 | Bull Sa | Dispositif d'acceleration des acces memoire dans un systeme informatique |
JPH03219326A (ja) * | 1990-01-24 | 1991-09-26 | Mitsubishi Electric Corp | データ比較回路 |
US5491806A (en) * | 1990-06-26 | 1996-02-13 | Lsi Logic Corporation | Optimized translation lookaside buffer slice having stored mask bits |
US5625793A (en) * | 1991-04-15 | 1997-04-29 | International Business Machines Corporation | Automatic cache bypass for instructions exhibiting poor cache hit ratio |
EP0943998B1 (fr) * | 1992-02-28 | 2006-07-12 | Oki Electric Industry Co., Ltd. | Dispositif d'antémémoire |
US6161208A (en) * | 1994-05-06 | 2000-12-12 | International Business Machines Corporation | Storage subsystem including an error correcting cache and means for performing memory to memory transfers |
US5787465A (en) * | 1994-07-01 | 1998-07-28 | Digital Equipment Corporation | Destination indexed miss status holding registers |
US6484230B1 (en) | 1998-09-28 | 2002-11-19 | International Business Machines Corporation | Method and system for speculatively processing a load instruction before completion of a preceding synchronization instruction |
CA2435148A1 (fr) | 2003-07-15 | 2005-01-15 | Robert J. Blainey | Systeme et methode de mise en cache des verrouillages pour des operations atomiques interconnectees en memoire partagee |
US8555001B2 (en) * | 2008-08-25 | 2013-10-08 | Nec Corporation | Cache memory, including miss status/information and a method using the same |
US10108548B2 (en) * | 2014-08-19 | 2018-10-23 | MIPS Tech, LLC | Processors and methods for cache sparing stores |
US9858190B2 (en) * | 2015-01-27 | 2018-01-02 | International Business Machines Corporation | Maintaining order with parallel access data streams |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4370710A (en) * | 1980-08-26 | 1983-01-25 | Control Data Corporation | Cache memory organization utilizing miss information holding registers to prevent lockup from cache misses |
US4821171A (en) * | 1985-05-07 | 1989-04-11 | Prime Computer, Inc. | System of selective purging of address translation in computer memories |
US4843542A (en) * | 1986-11-12 | 1989-06-27 | Xerox Corporation | Virtual memory cache for use in multi-processing systems |
-
1988
- 1988-03-07 CA CA000560682A patent/CA1300758C/fr not_active Expired - Fee Related
- 1988-05-10 US US07/192,258 patent/US4970643A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US4970643A (en) | 1990-11-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4763244A (en) | Paged memory management unit capable of selectively supporting multiple address spaces | |
US4890223A (en) | Paged memory management unit which evaluates access permissions when creating translator | |
US5276848A (en) | Shared two level cache including apparatus for maintaining storage consistency | |
US5465342A (en) | Dynamically adaptive set associativity for cache memories | |
US5918245A (en) | Microprocessor having a cache memory system using multi-level cache set prediction | |
US4370710A (en) | Cache memory organization utilizing miss information holding registers to prevent lockup from cache misses | |
EP0674270B1 (fr) | Mécanismes de traduction d'adresse d'entrée/sortie | |
CA1300758C (fr) | Mecanisme d'utilisation d'une antememoire sans blocage au moyen d'une unite de traduction d'adresses eloignee | |
US4719568A (en) | Hierarchical memory system including separate cache memories for storing data and instructions | |
US4763250A (en) | Paged memory management unit having variable number of translation table levels | |
US4493026A (en) | Set associative sector cache | |
US5091851A (en) | Fast multiple-word accesses from a multi-way set-associative cache memory | |
US4701844A (en) | Dual cache for independent prefetch and execution units | |
CA1322058C (fr) | Systemes informatiques multiprocesseurs a memoire commune et a antememoires individuelles | |
US4891749A (en) | Multiprocessor storage serialization apparatus | |
US5715427A (en) | Semi-associative cache with MRU/LRU replacement | |
US6332179B1 (en) | Allocation for back-to-back misses in a directory based cache | |
EP0340668B1 (fr) | Système multiprocesseur ayant une antémémoire à plusieurs accès | |
CA2107056C (fr) | Methode et systeme pour accroitre la simultaneite de fonctionnement des memoires d'un ordinateur a processeurs multiples | |
US6061765A (en) | Independent victim data buffer and probe buffer release control utilzing control flag | |
US5479629A (en) | Method and apparatus for translation request buffer and requestor table for minimizing the number of accesses to the same address | |
US5737756A (en) | Dual bus computer network using dual busses with dual spy modules enabling clearing of invalidation queue for processor with store through cache while providing retry cycles for incomplete accesses to invalidation queue | |
US4766537A (en) | Paged memory management unit having stack change control register | |
US5623626A (en) | Logical cache memory for multi-processor system | |
EP0173909B1 (fr) | Circuit de commande de marquage le moins recémment utilisé pour tampon à consultation parallèle |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MKLA | Lapsed |