CA1050160A - Automatic gain control circuit - Google Patents

Automatic gain control circuit

Info

Publication number
CA1050160A
CA1050160A CA214,569A CA214569A CA1050160A CA 1050160 A CA1050160 A CA 1050160A CA 214569 A CA214569 A CA 214569A CA 1050160 A CA1050160 A CA 1050160A
Authority
CA
Canada
Prior art keywords
signal
composite video
video signal
automatic gain
gain control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA214,569A
Other languages
French (fr)
Other versions
CA214569S (en
Inventor
Mitsuharu Akatsu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Application granted granted Critical
Publication of CA1050160A publication Critical patent/CA1050160A/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/52Automatic gain control
    • H04N5/53Keyed automatic gain control

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Television Receiver Circuits (AREA)
  • Control Of Amplification And Gain Control (AREA)
  • Picture Signal Circuits (AREA)
  • Casting Support Devices, Ladles, And Melt Control Thereby (AREA)

Abstract

AUTOMATIC GAIN CONTROL CIRCUIT

ABSTRACT OF THE DISCLOSURE
A signal having a maximum amplitude corres-ponding to a pedestal level of a composite video signal is produced either by removing a horizontal synchroniz-ing signal from the composite video signal or by super-posing a constant voltage of a magnitude greater than the peak value of the horizontal synchronizing signal as measured from the pedestal level. An automatic gain control signal is derived from the first mentioned signal in dependence of the peak value thereof to control a high frequency amplifier and or an intermediate frequency amplifier so that the pedestal portion at the maximum amplitude level of the composite video signal is main-tained constant. In this way, a stabilized pedestal portion or the black level can be attained, which in turn results in a stabilized contrast.

Description

1 The present invention relates to an ~utomatic gain control circuit (hereina*ter simply referred to as AGC circuit) for television receivers which allows generation of an automatic gain control signal in depend-ence of magnitude or level of pedestal portion of acomposite video signal.
In the hitherto known AGC circuit of a peak value type or of a keyed type employed in television receivers, the output voltage from the AGC circuit corresponding to the peak value of a horizontal synchro-nizing signal component which has the greatest amplitude in the television signal is utilized to control gains of a high frequency amplifier or of an video-intermediate frequency amplifier so as to maintain the peak value of the horizontal synchronizing signal at a constant level.
However, because the magnitude or amplitude of the horizontal synchronizing signal is unstable even at the time of transmitting the television signal, the control of the gains of the high frequency amplifier or the video-intermediate frequency amplifier by the AGC cir-cuit so as to make the peak value of the horizontal synchronizing signal constant at the recelving state will bring about variations in the video signal in dependence upon the magnitude of the horizontal syn-chronizing signal, which in turn provides a seriousdifficulty in obtaining a suitable contrast. Further, since the ratio of the peak value of the horizontal synchronizing signal to the pedestal level is not con-stant, the regeneration of a D. a . componen-t by charging a capacitor with the peak voltage of the horizontal 5~60 1 synchronizing signal will not result in a constant pedestal level, which thus makes it impossible to attain a correct black level required for an undisturbed image. ~o dispose of the latter disadvantage, there are known -television receivers which are provided with a special D.C. component regenerating circuit operative in response to variations in the pedestal level of the video signal. In the AGC circuit of the keyed type, it is also known that fly-back pulses are utilized as keyer pulses for extracting or keying the horizontal synchroniz-ing signal. Accordingly the AGC circuit of this type can not operate normally in the absence of the horizontal synchronization. ~urther, there may arise a danger that the use of fly-back pulse as the keyer pulse should lead to the destruction of the AGC circuit due to the pulse voltage generated at the time when the cathode ray tube is discharged.
An object of the prese~t invention is there-fore to provide an AGC circuit in which the level or magnitude of the pedestal portion does not undergo any variation under the influence of the horizontal synchronizing signal with out resorting to the provi-sion of the specific D.C. component regenerating cir-cuit and the use of the fly-back pulses.
~o accomplish the above object the present invention proposes to produce a signal having the maximum amplitude corresponding to the level of the pedestal portion of the composite video signal and derive an AGC voltage from the above signal, which ~0 voltage is fed to the stage preceeding the AGC circuit to maintain the peak value ~f the pedestal portion.
In accordance with the foregoing, there is provided:
an automatic gain control circuit for a television receiver comprising: an amplifier means for amplifying a television signal containing a composite video signal having a horizontal synchronizing signal and pedestal portions; a detector circuit for detecting the output signal from said amplifier means to pro-duce said composite video signal; a horizontal synchronizing signal generator to separate and produce said horizontal syn-chronizing signal from said composite video signal; an automatic gain control signal generator for receiving said horizontal syn-chronizing signal and said composite. video sign~l to produce an automatic gain control signal; and means for supplying said automatic gain control signal to said amplifier means to control the gain thereof so that the level of said pedestal portions can be maintained constant; wherein said automatic gain control signal generator comprises a switch circuit supplied with said horizontal synchronizing signal from said horizontal syn-chronizing signal generator and said composite video signal from said detector circuit for producing a modified composite video signal in which the pedestal portion thereof has a peak value and an automatic gain control signal detecting circuit supplied with said modified composite video signal from said switch circuit for producing said automatic gain control signal by peak rectification of said modified composite video signal;
and said switch circuit is adapted to be turned off by said horizontal synchronizing signal during the duration thereof and turned on at least during the duration of said pedestal portion to thereby supply said composite video signal to said automatic gain control signal detecting circuit, whereby said automatic gain control signal detecting circuit produces an automatic ~o~
gain control signal in dependence upon the level o~ said pedestal portion greater than a predetermined reference value.
There is ~urther provided: ~n automatic gain control circuit for a television receiver comprising: an amplifier for amplifying a television ~ignal containing a composite video signal ha*Ing a horizontal synchronizing signal and pedestal portions; a detector coupled to an output of said amplifier for separating said aomposite video signal from said television signal; a horizon~1 synchronîzing signal el¢minator coupled to said detector for producing a modified composite video signal whose peak value is a level of said pedestal portions of said composite video signal and is obtained by eliminating said horizontal synchroniz~ng signal from s~id composite video signal; an automatic gain control signal generator coupled to said eliminator for generating a control signal in accordance with said peak value of said modified composite video signal by peak rectification of said modified composite video signal;
and means for supplying said control signal to said amplifier so that the gain of said amplifier is varied by said control signal to maintain said level of said pedestal portion constant.
There is also provided: an automatic g~in control circuit for a television receiver comprising: an amplifier for amplifying a television signal contain~ng a composite video signal which has a horizontal synchronizing signal and pedestal portions; a detector for separating said composite video signal from said television signal; a horizontal synchronizing signal el~minator coupled to said detector for prcducing from said composite video signal a modi~ied composite video signal which substantially corresponds to said composite vi~eo signal with the horizontal synchronizing signal eliminated, the peak amplitude of said modified composite video signal being the levél of said pedestal portions of said composite video signal.

~ -3~-~ There is further provided: an automatic gain control circuit comprising: amplifier means for amplifying a tele-vision signal containing a composite video signal having a horizontal synchronizing signal and pedestal portions; a detector circuit coupled to an output of said amplifier mean~
for detecting said composite video signal from said television .
signal; a horizon~al synchronizing signal separator coupled to sa~d detector cmrcuit for separating said horizontal syn-chronizing signal from said composite video signal; modifying means~ supplied with said horizontal synchronizing signal and said composite video signal, for transforming said composite video signal into a modified composite video signal by com-bining said composite video signal with sa~d horizontal synchronizing signali an automatic gain control signall-generator~
connected between said modifying means and said amplifier means, for peak rectifying said modified composite ~ideo signal to produce an automatic gain control signal supplied to ~aid amplifier means for .~ontrolling the gain ~ said amplifier means in dependence upon the peak value of said (~
modified composite video signal to maintain said peak value;
constant, wherein said modifying means produces sald modified composite video signal havi~ng a peak amplitude equal to the level of said pedestal port~-ons of said composite video signal from said detector c~rcuit.
There is also provided: an automatic gain control circuit for a telev¢sion receiver comprising: an amplifier means fo~ amplifying a television signal contain~ng a composite video signal having a horizontal synchronizing signal and pedestal portions; a detector circuit for detecting the output signal from said amplifier means to produce said composite video signal; a horizontal synchronizing signal generator to ~ -3b-~S~6113 separate and produce said horizontal synchronizing signal from said composite video signal; an automatic gain control signal generator for receiving said horizontal synchronizing signal and said composite video signal to produce an automatic gain control signal; and means for supplying said automatic gain control signal to said amplifier means to control the gain thereof so that the level of said pedestal portions are maintained constant; wherein said automatic gain control signal generator comprises a switch circuit supplied with said horizontal synchronizing signal from said horizontal synchronizing signal ~ene~atoriand saiia~omp~site~vldeo signal from said detector circuit for produ~ing a signal in which the pedestal port~ons thereof havc a peak value to thereby produce an automatic gain control signal in accordance with the peak value of said signal, and an automatic gain control signal detecting circuit for receiving the output signal from said switch circuit to produce said automatic gain control signal;:,a~d wherein said switch circuit is turned off bv said hori~ontal synchronizing signal during the duration thereof and turned ~n at least during the duration of said pedestal portion to thereby supply said composite video signal to said automatic gain control signal detecting circuit, said automatic gain control signal detecting circuit producing an automatic gain control signal in dependence upon the level of said pedestal portion whenr; the level of said pedestal portion is greater than a predetermined reference value.
The above and other objects and novel features as well as advantages of the invention will become more apparent from the examination of the followin~ description of preferred 30~ embodiments of the invention made with reference to the draw-ings, in which:
1~

~ -3c-~, ~,,;7 10~60 Fig. 1 is a circuit diagram of an examplary embodi-ment of the AGC circuit according to the invention;
Fig. 2 is a signal wave diagram for illustrating the operations of main portions of the circuit shown in Fig. l;
Fig. 3 is a circuit diagram showing a modification of the AGC circuit shown in Fig. l;
Fig. 4 is a circuit diagram showing another embodi- -ment of the AGC circuit;
Fig. 5 is a wave diagram of signals available at main portions of the circuit shown in Fig. 4; and Fig. 6 is a circuit diagram of still another embodi-ment of the AGC cir~uit according to ~e invention~
Referring to Fig. 1 which showssaniautomatic gain control or AGC circuit according to the invent~on, the circuit comprises a coil 100 having one end grounded to earth through a parallel connection of a resistor 7 and a capacitor 8 and further connected to a supply line 101 for D.C. voltage +Vcc, while the other end of the coil 1~0 is connected to the base of a transistor 4 constituting a first video amplifier through a -3d-~' ~C~5~6(~
1 diode 1. The junction between the diode 1 and the base of the transistor 4 is connected to the above mentioned one end of the coil 100 through a capacitor 2 and a resistor 3 connec-ted in parallel with each other. The transistor 4 has collector connected to the line lQl and an emitter electrode 9 which is grounded through a resistor 102 and at the same time connected to a second video amplifier 5. The emitter 9 of the transistor 4 is moreover connected to the base of a synchronizing separation transistor 10 by way of a capacitor 11~ the emitter o~ which transistor 10 in turn is connected directly to the line 101 and to the base of the transistor 10 through a resistor 12, while the collector of the transistor 10 is grounded to earth through a resistor 13 and connected to the base 17 of an AGC v~ltage detector transistor 16 by way of a resistor 15. The transistor 16 has a base electrode 17 which is connected to the emitter 9 of the transistor 4 through a switching diode 14 and emitter which is connected to the line 101 through a resistor 18 and grounded by way of a parallel connection of a resistor 19 and a capacitor 20. The collector 21 of the transistor 16 is grounded to earth through a resistor 23 and a capacitor 22 connected in parallel and besides directly coupled to an AGa voltage amplifier circuit 24.
The coil 100 is fed with a television signal 108 which has been received by an antenna 105 and passed through a high frequency amplifier 106 and a video intermediate frequency amplifier 107. This television signal 10~ which contains a negatively modulated ~0~016() 1 composite video signal havin~ a horizontal synchro-nizing signal and a pedestal level is detected by a detector circuit composed of the diode 1, capacitor 2 resistor ~ and capacitor 8 to produce the composite video signal, which is then supplied to the video amplifier consisting of the transistor 4 and the second video amplifier 5. The composite viaeo signal will thus appear at the emitter 9 of the transistor 4 in a voltage wave form shown in Fig. 2(a). The horizontal synchronizing signal generator composed of the re-sistors 6, 7, 12 and 13, the transistor 10 and the capacitor 11 is supplied with the composite video signal shown in Fig. 2(a), whereby a horizontal synchronizing signal shown in ~ig. 2(b) is obtained at the collector electrode of the transistor 10. ~hese circuits are well known ones which constitute parts of a television receiver.
The diode 14 and the resistor 15 constitutes a switch circuit 103, while the resistors 18, 19 and 23, the capacitor 20 and 22 and the transistor 16 constitutes the AGC slgnal detector circuit 104. The switch circuit 103 constitutes a AGC signal generator together with the AGC signal detector circuit 104.
In the following, the operation of the AGC
circuit shown in ~ig. 1 will be described.
~ uring the rest interval of the horizontal synchronizing signal, the diode 14 is tuned on by the current flowing through the resistors 13 and 15, where-by the output from the emitter 9 of the transistor 4 is applied to the base 17 of the AGC voltage detection lO~L6(~

1 transistor 16 through the diode 4~ On the other hand, during the duration of the horizontal synchronizing signal, the transistor 10 becomes conductive and the positive pulse voltage shown in Fig. 2(b) will appear at the base 17 of the transistor 16 for the AG~ voltage detector circuit, as a result of which the diode 14 is turned off`, whereby no horizontal synchronizing signal will appear at the base 17 of the transistor 16. Consequently, a composite video signal having pedestal portions of the maximum amplitude such as shown in Fig. 2(c) will appear at the base electrode 17 of the transistor 16 for the AGa voltage detector cir-cuit 104. In this connection, the emitter of the AGC
voltage detector transistor 16 is applied with a bias voltage through the resistors 18, 19 and the capacitor 20 set at level slightly higher than the voltage level of the pedestal portion of the composite video signal appearing at the base electrode 17 of the AGC voltage detector transistor 16. This bias voltage is represent-ed by VE in Fig. 2(c). Accordingly, the AGC voltagedetector transistor 16 will become conductive at the level of pedestal portions, which results in the generation of a positive pulse voltage shown in Fig.
2(d) at the collector 21 of the transistor 16 in accordance with the level of the pedestal portions.
The positive pulse voltage is smoothed by means of the capacitor 22 and the resistor 23 and, after having been amplified by the AGC voltage amplifier circuit 24, is fed to the video intermediate frequency ampli-fier 107 or the high frequency amplifier 106 as the 1 AGC voltage 109 to control the gains of these amplifiersto thereby maintain the level or magnitude of the pedestal portions at a constant level.
~ig. ~ shows a modification of the A~ circuit shown in Fig. 1, in which the switch circuit 103 com-posed of the diode 14 and the resistor 15 is replaced by a switch circuit 110 comprising a switching tran-sistor 25, a resistor 26 of a high resistance value and a resistor 15. In Fig. 3, same reference numerals as those in Fig. 1 stand for the same circuit components shown in Fig. 1.
Referring to ~ig. 3, during the durations of the horizontal synchronizing signal pulses, the tran-sistor 25 is cut off due to the pulse voltage shown in Fig. 2(b) applied to its base. Further, the resistor 26 is of a great resistance value. Accordingly, the horizontal synchronizing pulses are not applied to the base 17 of the transistor 16. During the rest intervals of the horizontal synchronizing signal pulses, the forward current will flow through the emitter-base junction of the transistor 25 which is thus turned on.
Consequently, -the base 17 of the transistor 16 is applied with the signal shown in Fig. 2(c). It should be recalled that the transistor 16 is applied at its emitter with a bias voltage to cut off the tran-sistor 16 during the duration of the video signal.
Accordingly, the^transistor 16 is turned on during the duration of the pedestal portion to produce at its collector 21 the voltage shown in Fig. 2(d) having an ampli-tude depending on the pedestal level. Since the ~6~50~L60 1 remaining operation of the AGC circuit shown in Fig. 3 is effected in a similar manner as is in the circuit of Fig. 1, -further description will be unnecessary.
~ig. 4 shows another exemplary embodiment of the invention. It should be noted that same reference numerals as those in Figs. 1 and 3 denote the same circuit or function elements.
In case of the ~GC circuit shown in Fig. 4, the horizontal synchronizing signal is not directly cancelled from the composite video signal contrary to the cases of the circuits shown in Figs. 1 and 3. The circuit of Fig. 4 is so arranged that a signal having a constant magnitude greater than the peak amplitude of the horizontal synchronizing signal as measured from the pedestal level is superposed on the pedestal portion, whereby the maximum value of the superposed signal is employed as the pedestal level to thereby substantially cancel the horizontal synchronizing signal. To achieve this, a circuit 200 composed of a coil 27 and resistors 30, 32, 33 and 35, capacitors 28, 29 and 34 and a tran-sistor 31 is used in place of the switch circuits employed in the afore-mentioned embodiments. One end o-f the resistor 35 is connected to the base 17 of the transistor 16, while the other end is connected to the emitter 9 of the transistor 4. The resistors 32 and 33 are connected in series between the line 101 and the collector of the transis-tor 31. The capacitor 34 is connected between the junction of the resistors 32 and 33 and the base 17 of the transistor 16. The transistor 31 has emitter directly grounded and base also grounded ~I~)SOl~
1 -through the resistor 30, the latter being ~urther con-nected to the collector of the transistor 10 by way of the capacitor 29 and the coil 27. The junction of the capacitor 29 and the coil 27 is grounded through the capacitor 28.
In operation of the AGC circuit shown in ~ig. 4, the composite video signal of a wave form shown in Fig. 5(a) produced from the emitter 9 of the first video amplifier transistor 4 is supplied to the base 17 of the transistor 16 through the resistor 35 and to the base of the transistor 10 through the capacitor 11 to thereby produce the separated horizontal synchroniz-ing signal at the collector of the transistor 10.
~he horizontal synchronizing signal thus separated is then integrated by the coil 27 and the capacitor 28 and clipped at the peak value by the capacitor 29 and the resistor 30. ~he clipped peak value signal render the transistor 31 conductive and the output of the transistor 31 is subjected to voltage division by the resistors 32 and 33 after ha~ing been ampli~ied and inverted by the transistor 31, ~hereby a pulse voltage having a cons-tant, but considerably larger amplitude, as shown in ~ig. 5(b), than that of the horizontal synchronizing signal pulse as measured ~rom the pedestal level is obtained at the junction between the resistors 32 and 33 at a time,point delayed slightly from the termination of the horizontal synchronizing signal.
The pulse signal thus derived and shown in ~ig. 5(b) is applied to the base 17 of the AGC voltage 1 detector transistor 16 through the capacltor 3~ and superposed on the pedestal portion of the composite video signal shown in Fig. 5(a) ~1hich is applied also to the base 17 through the resistor 35, which results in a composite video signal of a wave form shown in Fig. 5(c) supplied to the base 17 of the transistor 16. The pulse voltage appearing during the duration of the pedestal portion as shown in Fig. 5(c) is lower not only than the pedestal level by a predetermined value but also than the synchronizing ~ulse voltage.
Consequently, if a bias voltage VE which is higher than the pulse voltage appearing in the pedestal portion of the video signal and lower than the horizontal synchronizing pulse voltage is applied to the emitter of the transistor 16 for the AGa voltage detector cir-cuit 104 through the resistor 18, a voltage shown in Fig. 5(d) having an amplitude corresponding to the level of the pedestal portion of the composite video signal can be produced at the output of the transis-tor 16. This voltage (d) serves to control the high frequencv amplifier 106 and the video-intermediate frequency amplifier 107 so that the magni-tude of the pedestal level of the composite video signal may remain constant.
Fig. 6 shows still another embodiment of the invention. The aforementioned embodiments are similar to an AGC circuit of a peak value type.
In contrast, the circuit shown in Fig. 6 is rather akin to the AG~ circuit of a keyed type. It should, however, be noted that the circuit shown in Fig. 6 ~L~5~L6~
1 is different from the keyed type AG~ circuit in that the fly-b~ck pulse is not used for the keying pulse.
Referring to Fig. 6, a circuit 300 is provid-ed which is composed of coil 27, resistors 30 and 110 capacitors 28, 29 and 36 and a transistor 31. On this embodiment, the resistor 23 of the AGC signal detec-tion circùit 104 is omitted and a resistor 37 is insert-ed between the junction of the AGC voltage amplifier 24 and capacitor 22 and the collector 21 of the tran-sistor 16. ~he circuit 300 constitutes an AGC signalgenerator in cooperation with the AGC signal detection circuit 104 composed of resistors 18, 19 and 23, capa-citors 20 and 22 and a transistor 16. ~he operation of the circuit 300 is similar to that of the circuit 200. ~he keying pulse for keying or extracting the pedestal portion is derived from the collector of the .
transistor 31 and supplied to the collector 21 of the transistor 16 through the capacitor 36.
~he input signal to the base 17 of the AG~
voltage detector transistor 16 is the composite video signal such as shown in Fig~ 2(a) or Fig. 5(a).
Supplied to the collector 21 of the AGC detector transistor through the capacitor 36 is a pulse signal such as shown in Fig. 5(b) which is derived from the separated horizontal synchronizing signal from the synchronizing separa-tion transistor 10 and delayed by the coil 27, the resistor 30 and the capacitors 2~3, 29 and subjected to the amplification and inversion at the transistor 31. Consequently, the transistor 16 for the AG~ voltage detector becomes conductive to charge the ~050160 1 capacitor 36 only during the pedestal inte-rval o~ the composite video signal in dependence upon the ampli-tude or level of the pedestal portion. ~he charged voltage is smoothed by a filter circuit o the resistor 37 and the capacitor 22 to be supplied to the high frequency amplifier 106 and the video-intermediate frequency amplifier 107. It is preferred to set the emitter bias voltage for the transistor 16 at a value corresponding to the middle level of the pulse ampli-tude of the pedestal portion by appropriately adjustingthe resistors 18 and 19.
As will be understood from the foregoing description, according to the present invention, the pedestal portion of the composite video signal can be maintained constant without using the horizontal syn-chronizing pulse, namely even in the absence of the horizontal synchronization.
~ urthermore, since the AGC circuit embodying the invention is operative so as to make the pedestal portion of the composite video signal to have a constant amplitude or level, image o-f a stabilized contract can be produced, insusceptible to the uneven-ness in the amplitude o~ the horizon-tal synchronizing signal. Besides, the black level can be stabilized without a special D.C. component regenerating circuit.

Claims (11)

The embodiments of the invention in which an exclusive property or privilege is claimed, are defined as follows:
1. An automatic gain control circuit for a tele-vision receiver comprising:
an amplifier means for amplifying a television signal containing a composite video signal having a horizontal synchronizing signal and pedestal portions;
a detector circuit for detecting the output signal from said amplifier means to produce said composite video signal;
a horizontal synchronizing signal generator to separate and produce said horizontal synchronizing signal from said composite video signal;
an automatic gain control signal generator for receiving said horizontal synchronizing signal and said composite video signal to produce an automatic gain control signal; and means for supplying said automatic gain control signal to said amplifier means to control the gain thereof so that the level of said pedestal portions can be maintained constant;
wherein said automatic gain control signal gener-ator comprises a switch circuit supplied with said horizontal synchronizing signal from said horizontal synchronizing signal generator and said composite video signal from said detector circuit for producing a modified composite video signal in which the pedestal portion thereof has a peak value and an automatic gain control signal detecting circuit supplied with said modi-fied composite video signal from said switch circuit for produc-ing said automatic gain control signal by peak rectification of said modified composite video signal; and said switch circuit is adapted to be turned off by said horizontal synchronizing signal during the duration thereof and turned on at least during the duration of said pedestal portion to thereby supply said composite video signal to said automatic gain control signal detecting circuit, whereby said automatic gain control signal detecting circuit produces an automatic gain control signal in dependence upon the level of said pedestal portion greater than a predetermined reference value.
2. An automatic gain control circuit for a tele-vision receiver comprising:
an amplifier for amplifying a television signal containing a composite video signal having a horizontal synchro-nizing signal and pedestal portions;
a detector coupled to an output of said amplifier for separating said composite video signal from said television signal;
a horizontal synchronizing signal eliminator coupled to said detector for producing a modified composite video signal whose peak value is a level of said pedestal port-ions of said composite video signal and is obtained by eliminat-ing said horizontal synchronizing signal from said composite video signal;
an automatic gain control signal generator coupled to said eliminator for generating a control signal in accor-dance with said peak value of said modified composite vidoe signal by peak rectification of said modified composite video signal;
and means for supplying said control signal to said amplifier so that the gain of said amplifier is varied by said control signal to maintain said level of said pedestal portion constant.
3. An automatic gain control circuit as set forth in claim 2, wherein said eliminator comprises switching means coupled between said output of said amplifier and said generator, said switching means being adapted to be turned off during a duration of said synchronizing signal and turned on at least during a duration of said pedestal portions.
4. An automatic gain control circuit as set forth in claim 3, wherein said eliminator comprises a synchronizing signal separator coupled to said output of said amplifier for separating said synchronizing signal from said composite video signal and means for supplying said separated synchronizing signal to said switching means.
5. An automatic gain control circuit for a tele-vision receiver comprising:
an amplifier for amplifying a television signal containing a composite video signal which has a horizontal syn-chronizing signal and pedestal portions;
a detector for separating said composite video signal from said television signal;
a horizontal synchronizing signal eliminator coupled to said detector for producing from said composite video signal a modified composite video signal which substantially corresponds to said composite video signal with the horizontal synchronizing signal eliminated, the peak amplitude of said modified composite video signal being the level of said pedestal portions of said composite video signal.
6. An automatic gain control circuit comprising:
amplifier means for amplifying a television signal containing a composite video signal having a horizontal synchro-nizing signal and pedestal portions;
a detector circuit coupled to an output of said amplifier means for detecting said composite video signal from said television signal;
a horizontal synchronizing signal separator coupled to said detector circuit for separating said horizontal synchronizing signal from said composite video signal;
modifying means, supplied with said horizontal synchronizing signal and said composite video signal, for trans-forming said composite video signal into a modified composite video signal by combining said composite video signal with said horizontal synchronizing signal;
an automatic gain control signal generator, conn-ected between said modifying means and said amplifier means, for peak rectifying said modified composite video signal to produce an automatic gain control signal supplied to said amplifier means for controlling the gain of said amplifier means in depend-ence upon the peak value of said modified composite video signal to maintain said peak value constant, wherein said modifying means produces said modified composite video signal having a peak amplitude equal to the level of said pedestal portions of said composite video signal from said detector circuit.
7. An automatic gain control circuit as set forth in claim 6, wherein said modifying means comprises an eliminator for eliminating said horizontal synchronizing signal from said composite video signal from said detector circuit.
8. An automatic gain control circuit as set forth in claim 7, wherein said eliminator comprises switching means coupled between said detector circuit and said automatic gain signal control generator, wherein said switching means is turned off during the duration of said synchronizing signal and turned on at least during the duration of said pedestal portions.
9. An automatic gain control circuit as set forth in claim 8, wherein said eliminator further comprises switch-controlling means for supplying said separated horizontal synch-ronizing signal to said switching means.
10. The automatic gain control circuit of claim 7, wherein said horizontal synchronizing signal eliminator com-prises a switch circuit supplied with said horizontal synchron-izing signal from said separator and said composite video signal from said detector, wherein said switch circuit is turned off by said horizontal synchronizing signal during the duration thereof and turned on during at least the duration of said pedestal portions of said composite video signal to thereby obtain the modified composite video signal supplied to said automatic gain control signal generator.
11. An automatic gain control circuit for a tele-vision receiver comprising:
an amplifier means for amplifying a television signal containing a composite video signal having a horizontal synchronizing signal and pedestal portions;
a detector circuit for detecting the output signal from said amplifier means to produce said composite video signal;
a horizontal synchronizing signal generator to separate and produce said horizontal synchronizing signal from said composite video signal;
an automatic gain control signal generator for receiving said horizontal synchronizing signal and said composite video signal to produce an automatic gain control signal; and means for supplying said automatic gain control signal to said amplifier means to control the gain thereof so that the level of said pedestal portions are maintained constant;

wherein said automatic gain control signal gener-ator comprises a switch circuit supplied with said horizontal synchronizing signal from said horizontal synchronizing signal generator and said composite video signal from said detector circuit for producing a signal in which the pedestal portions thereof have a peak value to thereby produce an automatic gain control signal in accordance with the peak value of said signal, and an automatic gain control signal detecting circuit for rec-eiving the output signal from said switch circuit to produce said automatic gain control signal; and wherein said switch circuit is turned off by said horizontal synchronizing signal during the duration thereof and turned on at least during the duration of said pedestal portion to thereby supply said composite video signal to said automatic gain control signal detecting circuit, said automatic gain con-trol signal detecting circuit producing an automatic gain control signal in dependence upon the level of said pedestal portion when the level of said pedestal portion is greater than a pre-determined reference value.
CA214,569A 1973-11-26 1974-11-25 Automatic gain control circuit Expired CA1050160A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13171073A JPS5435734B2 (en) 1973-11-26 1973-11-26

Publications (1)

Publication Number Publication Date
CA1050160A true CA1050160A (en) 1979-03-06

Family

ID=15064374

Family Applications (1)

Application Number Title Priority Date Filing Date
CA214,569A Expired CA1050160A (en) 1973-11-26 1974-11-25 Automatic gain control circuit

Country Status (5)

Country Link
JP (1) JPS5435734B2 (en)
CA (1) CA1050160A (en)
DE (1) DE2455703C3 (en)
FR (1) FR2252717B1 (en)
GB (1) GB1493264A (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50125627A (en) * 1974-03-19 1975-10-02
JPS5453921A (en) * 1977-10-07 1979-04-27 Clarion Co Ltd Automatic gain control circuit for am receiver
JPS5510277A (en) * 1978-07-07 1980-01-24 Matsushita Electric Ind Co Ltd Agc circuit

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE559382A (en) * 1956-07-20
JPS5319709Y2 (en) * 1971-03-22 1978-05-25

Also Published As

Publication number Publication date
JPS5084132A (en) 1975-07-07
FR2252717B1 (en) 1982-03-19
DE2455703A1 (en) 1975-06-19
JPS5435734B2 (en) 1979-11-05
DE2455703C3 (en) 1978-03-16
FR2252717A1 (en) 1975-06-20
GB1493264A (en) 1977-11-30
DE2455703B2 (en) 1977-07-28

Similar Documents

Publication Publication Date Title
US4115812A (en) Automatic gain control circuit
US3624290A (en) Television receiver agc system keyed in response to time coincidence of sync and flyback pulses
US2615089A (en) Keyed automatic gain control system
US3441669A (en) Threshold control for sync separator noise protection circuit and for agc stage
US4496978A (en) Noise detecting circuit and television receiver employing the same
CA1050160A (en) Automatic gain control circuit
US2520012A (en) Negative bias limiter for automatic gain control circuits
US4357629A (en) Sync separator with variable bias control
US2894061A (en) Color television apparatus
US3812289A (en) Television receiver using synchronous video detection
US2632049A (en) Signal slicing circuits
CA1096491A (en) Television synchronizing signal separating circuit
EP0059379B1 (en) Noise detecting circuit and television receiver employing the same
US2566763A (en) Synchronizing signal separator and keyed automatic gain control
US3531590A (en) Automatic gain control circuit
US2845487A (en) Amplitude-stabilized sync signal separator
US2979563A (en) Transistor-sync separator and automatic gain control circuit
US2951115A (en) Color television apparatus
US4388650A (en) Television receiver audio channel operating according to the intercarrier system
US3005048A (en) Signal amplitude discriminatory circuit
US2995621A (en) Automatic gain control system
CA1045709A (en) Automatic gain control circuit for a video signal
US2889400A (en) Strong signal lock-out prevention
US4731838A (en) AGC circuit used in a CATV receiver
US2823257A (en) Noise immunizing circuitry for pulse translating systems