BR9912990A - Estrutura de memória para decodificador map - Google Patents

Estrutura de memória para decodificador map

Info

Publication number
BR9912990A
BR9912990A BR9912990-6A BR9912990A BR9912990A BR 9912990 A BR9912990 A BR 9912990A BR 9912990 A BR9912990 A BR 9912990A BR 9912990 A BR9912990 A BR 9912990A
Authority
BR
Brazil
Prior art keywords
state metric
symbol estimates
window
ram
memory structure
Prior art date
Application number
BR9912990-6A
Other languages
English (en)
Other versions
BR9912990B1 (pt
Inventor
Steven J Halter
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/259,665 external-priority patent/US6381728B1/en
Priority claimed from US09/283,013 external-priority patent/US6434203B1/en
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of BR9912990A publication Critical patent/BR9912990A/pt
Publication of BR9912990B1 publication Critical patent/BR9912990B1/pt

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/3905—Maximum a posteriori probability [MAP] decoding or approximations thereof based on trellis or lattice decoding, e.g. forward-backward algorithm, log-MAP decoding, max-log-MAP decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2957—Turbo codes and decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/3972—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using sliding window techniques or parallel windows
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6566—Implementations concerning memory access contentions

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Navigation (AREA)
  • Detection And Correction Of Errors (AREA)

Abstract

Patente de Invenção: "ESTRUTURA DE MEMóRIA PARADECODIFICADOR MAP". A presente invenção consiste de umanova e aperfeiçoada técnica de decodificação com particularaplicação a técnicas de codificação turbo, ou iterativas. De acordocom uma modalidade da invenção, um sistema para decodificaçãoinclui uma RAM deintercaladora de canal para armazenar um blocode estimativas de símbolos, um conjunto de S calculadores demedida de estado e um conjunto de S+1 RAMs de janela. Cadacalculador de medida de estado serve para gerar um conjunto decálculos de medida de estado, no qual S das S+1 RAMs de janelafornecem estimativas de símbolos para os S calculadores demedida de estado. Uma RAM de janela restante recebe estimativasde símbolos provenientes da RAM deintercaladora de canal.
BRPI9912990-6A 1998-08-14 1999-08-13 sistema para realizar decodificação por probabilidade máxima a posteriori de janela deslizante. BR9912990B1 (pt)

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
US9648998P 1998-08-14 1998-08-14
US60/096,489 1998-08-14
US09/259,665 US6381728B1 (en) 1998-08-14 1999-02-26 Partitioned interleaver memory for map decoder
US09/259,665 1999-02-26
US09/283,013 1999-03-31
US09/283,013 US6434203B1 (en) 1999-02-26 1999-03-31 Memory architecture for map decoder
PCT/US1999/018550 WO2000010254A1 (en) 1998-08-14 1999-08-13 Memory architecture for map decoder

Publications (2)

Publication Number Publication Date
BR9912990A true BR9912990A (pt) 2001-12-11
BR9912990B1 BR9912990B1 (pt) 2012-10-02

Family

ID=27378195

Family Applications (1)

Application Number Title Priority Date Filing Date
BRPI9912990-6A BR9912990B1 (pt) 1998-08-14 1999-08-13 sistema para realizar decodificação por probabilidade máxima a posteriori de janela deslizante.

Country Status (12)

Country Link
EP (1) EP1118158B1 (pt)
JP (2) JP4405676B2 (pt)
CN (1) CN1211931C (pt)
AT (1) ATE476016T1 (pt)
AU (1) AU766116B2 (pt)
BR (1) BR9912990B1 (pt)
CA (1) CA2340366C (pt)
DE (1) DE69942634D1 (pt)
ES (1) ES2347309T3 (pt)
HK (1) HK1040842B (pt)
ID (1) ID28538A (pt)
WO (1) WO2000010254A1 (pt)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3450788B2 (ja) * 2000-03-06 2003-09-29 松下電器産業株式会社 復号化装置および復号化処理方法
DE10012873A1 (de) 2000-03-16 2001-09-27 Infineon Technologies Ag Optimierter Turbo-Decodierer
FI109162B (fi) 2000-06-30 2002-05-31 Nokia Corp Menetelmä ja järjestely konvoluutiokoodatun koodisanan dekoodaamiseksi
US6662331B1 (en) 2000-10-27 2003-12-09 Qualcomm Inc. Space-efficient turbo decoder
KR20040069344A (ko) * 2001-12-28 2004-08-05 코닌클리즈케 필립스 일렉트로닉스 엔.브이. 데이터 디코딩 방법, 수신기 및 컴퓨터 프로그램 제품
AU2003259479A1 (en) * 2002-09-18 2004-04-08 Koninklijke Philips Electronics N.V. Method for decoding data using windows of data
US7702968B2 (en) * 2004-02-27 2010-04-20 Qualcomm Incorporated Efficient multi-symbol deinterleaver
CN102571107B (zh) * 2010-12-15 2014-09-17 展讯通信（上海）有限公司 LTE***中高速并行Turbo码的解码***及方法
US9128888B2 (en) * 2012-08-30 2015-09-08 Intel Deutschland Gmbh Method and apparatus for turbo decoder memory collision resolution
US10014026B1 (en) * 2017-06-20 2018-07-03 Seagate Technology Llc Head delay calibration and tracking in MSMR systems

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5862190A (en) * 1995-12-29 1999-01-19 Motorola, Inc. Method and apparatus for decoding an encoded signal

Also Published As

Publication number Publication date
HK1040842B (zh) 2005-12-30
JP2002523914A (ja) 2002-07-30
JP4405676B2 (ja) 2010-01-27
CA2340366C (en) 2008-08-05
CN1323462A (zh) 2001-11-21
AU5563899A (en) 2000-03-06
BR9912990B1 (pt) 2012-10-02
EP1118158A1 (en) 2001-07-25
EP1118158B1 (en) 2010-07-28
ATE476016T1 (de) 2010-08-15
HK1040842A1 (en) 2002-06-21
ES2347309T3 (es) 2010-10-27
JP5129216B2 (ja) 2013-01-30
ID28538A (id) 2001-05-31
DE69942634D1 (de) 2010-09-09
AU766116B2 (en) 2003-10-09
CA2340366A1 (en) 2000-02-24
WO2000010254A1 (en) 2000-02-24
CN1211931C (zh) 2005-07-20
JP2010016861A (ja) 2010-01-21

Similar Documents

Publication Publication Date Title
ID29610A (id) Memori de-interleaver partisi untuk dekoder map
BR9912990A (pt) Estrutura de memória para decodificador map
DE69939489D1 (de) Mehrpunktiertes vorwärtsfehlerkorrekturverfahren
BR9906303A (pt) Processo e dispositivo de codificação de canal em um sistema de comunicação móvel, e, processo e dispositivo de decodificação de canal em um sistema de comunicação móvel
DE69925164D1 (de) Zustandreduzierte folgeschätzung mit anwendung von nebengruppenverteilung
MXPA03003372A (es) Conjunto separador flexible continuo con elemento de apoyo sellante.
BR0016728A (pt) Processo para codificar e decodificar dados em um sistema de comunicação de dados, processo para codificação de canal concatenada de dados em um sistema de transmissão de dados, codificador de canal concatenado, aparelho de codificação de canal concatenada, codificador / decodificador de dados adaptado para uso em um sistema de comunicação de dados, e, aparelho para codificar e decodificar dados em um sistema de comunicação de dados
DK0876140T3 (da) Forbedrede kontrastmiddelopløsninger til intravasal anvendelse
AR030714A1 (es) Un metodo para reducir el agente antibacterial y antitumoral fr901228
MY131249A (en) Pipeline architecture for maximum a posteriori (map) decoders
ATE237888T1 (de) Verallgemeinerter faltungsver- und - entschachteler
HK1055861A1 (en) Method for enhanced slice prediction feedback.
TW200621907A (en) Decoder system
GB2390514B (en) Multicarrier DS/CDMA system using a turbo code with nonuniform repetition coding
BR0314342A (pt) Estimativa de canal para sistemas de comunicação
DE60324304D1 (de) Verfahren und system der kombination von codes bei einem äusseren decoder in einem kommunikationssystem
FR2716588B1 (fr) Système de codage convolutionnel et de décodage de viterbi transparent aux sauts de phase de pi et pi/2, applicable notamment aux transmissions AMRT.
BR0210879A (pt) Método e sistema para prover métricas de performance armazenadas em uma disposição de pelo menos três dimensões, e, meio de armazenamento
IT1183280B (it) Metodo di codificazione di un flusso di bit di dati, complesso per lo svolgimento del metodo e complesso per la decodificazione del flusso di bit di canale ottenuti in accordo con questo metodo
KR960020503A (ko) 비터비 복호기의 연판정 메트릭 산출방법 및 장치
NO986035D0 (no) Kombinasjoner omfattende VX478, zidovudin og/eller 1592U89 for anvendelse i
Richey Thermodynamic Formalism and Holomorphic Dynamical Systems
DE60117421D1 (de) Vollen Pfadmetrikrechner in Viterbidekodierung
Cheong Environmental Impact Assessment Policy in Korea
Chin et al. Performance analysis and simulation results for a high-rate sequential decoder

Legal Events

Date Code Title Description
B06A Patent application procedure suspended [chapter 6.1 patent gazette]
B07A Application suspended after technical examination (opinion) [chapter 7.1 patent gazette]
B09A Decision: intention to grant [chapter 9.1 patent gazette]
B16A Patent or certificate of addition of invention granted [chapter 16.1 patent gazette]

Free format text: PRAZO DE VALIDADE: 10 (DEZ) ANOS CONTADOS A PARTIR DE 02/10/2012, OBSERVADAS AS CONDICOES LEGAIS.

B21F Lapse acc. art. 78, item iv - on non-payment of the annual fees in time

Free format text: REFERENTE A 23A ANUIDADE.

B24J Lapse because of non-payment of annual fees (definitively: art 78 iv lpi, resolution 113/2013 art. 12)

Free format text: EM VIRTUDE DA EXTINCAO PUBLICADA NA RPI 2683 DE 07-06-2022 E CONSIDERANDO AUSENCIA DE MANIFESTACAO DENTRO DOS PRAZOS LEGAIS, INFORMO QUE CABE SER MANTIDA A EXTINCAO DA PATENTE E SEUS CERTIFICADOS, CONFORME O DISPOSTO NO ARTIGO 12, DA RESOLUCAO 113/2013.