BE808607R - DATA PROCESSING SYSTEM - Google Patents

DATA PROCESSING SYSTEM

Info

Publication number
BE808607R
BE808607R BE2053287A BE2053287A BE808607R BE 808607 R BE808607 R BE 808607R BE 2053287 A BE2053287 A BE 2053287A BE 2053287 A BE2053287 A BE 2053287A BE 808607 R BE808607 R BE 808607R
Authority
BE
Belgium
Prior art keywords
data processing
processing system
data
processing
Prior art date
Application number
BE2053287A
Other languages
Dutch (nl)
Inventor
R Janssens
S Strukelj
Original Assignee
Bell Telephone Mfg
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bell Telephone Mfg filed Critical Bell Telephone Mfg
Application granted granted Critical
Publication of BE808607R publication Critical patent/BE808607R/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/78—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data for changing the order of data flow, e.g. matrix transposition or LIFO buffers; Overflow or underflow handling therefor
    • G06F7/785—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data for changing the order of data flow, e.g. matrix transposition or LIFO buffers; Overflow or underflow handling therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using a RAM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
    • H04Q3/54508—Configuration, initialisation
    • H04Q3/54533—Configuration data, translation, passwords, databases

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Databases & Information Systems (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Memory System (AREA)
  • Multi Processors (AREA)
BE2053287A 1972-12-15 1973-12-14 DATA PROCESSING SYSTEM BE808607R (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL7217127A NL7217127A (en) 1972-12-15 1972-12-15

Publications (1)

Publication Number Publication Date
BE808607R true BE808607R (en) 1974-06-14

Family

ID=19817564

Family Applications (1)

Application Number Title Priority Date Filing Date
BE2053287A BE808607R (en) 1972-12-15 1973-12-14 DATA PROCESSING SYSTEM

Country Status (7)

Country Link
BE (1) BE808607R (en)
CA (1) CA1004369A (en)
ES (1) ES421452A1 (en)
FR (1) FR2210797B1 (en)
GB (1) GB1442340A (en)
IT (1) IT1050223B (en)
NL (1) NL7217127A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2440058A1 (en) * 1978-10-27 1980-05-23 Materiel Telephonique BUFFER MEMORY SYSTEM FOR EXCHANGE UNIT BETWEEN TWO FUNCTIONAL UNITS AND IMPLEMENTATION METHOD

Also Published As

Publication number Publication date
FR2210797A1 (en) 1974-07-12
IT1050223B (en) 1981-03-10
ES421452A1 (en) 1976-04-16
CA1004369A (en) 1977-01-25
NL7217127A (en) 1974-06-18
AU6340873A (en) 1975-06-12
GB1442340A (en) 1976-07-14
FR2210797B1 (en) 1980-06-20

Similar Documents

Publication Publication Date Title
AT348277B (en) DATA PROCESSING SYSTEM
BR7302852D0 (en) PERFECT DATA PROCESSING SYSTEMS
SE460313B (en) MULTI PROCESSING COMPUTER
NL7410212A (en) INFORMATION PROCESSING SYSTEM.
CH544371A (en) Data scanning system
NL183256C (en) INFORMATION PROCESSING SYSTEM.
CH491440A (en) Data processing system
NL7511289A (en) DATA PROCESSING SYSTEM.
AT351302B (en) DATA PROCESSING SYSTEM
CH532288A (en) Information processing system
AU6167873A (en) Data processing system
BE789828A (en) DATA PROCESSING OPERATING SYSTEM.
CH503324A (en) Data processing system
CH536001A (en) Data processing system
IT998285B (en) DATA PROCESSING SYSTEM
CH551046A (en) DATA PROCESSING SYSTEM.
AU5296173A (en) Data processing systems
AT334114B (en) DATA PROCESSING DEVICE
AR204699A1 (en) DATA PROCESSING APPARATUS
SE396529B (en) FACILITY FOR PROCESSING INFORMATION
CH499157A (en) Data processing system
NL7511288A (en) DATA PROCESSING SYSTEM.
BE795823A (en) DATA PROCESSING SYSTEM
CH502646A (en) Microprogram-controlled data processing system
BE808607R (en) DATA PROCESSING SYSTEM