AU6815490A - Receiver for a digital additional signal in a digital transmission system - Google Patents
Receiver for a digital additional signal in a digital transmission systemInfo
- Publication number
- AU6815490A AU6815490A AU68154/90A AU6815490A AU6815490A AU 6815490 A AU6815490 A AU 6815490A AU 68154/90 A AU68154/90 A AU 68154/90A AU 6815490 A AU6815490 A AU 6815490A AU 6815490 A AU6815490 A AU 6815490A
- Authority
- AU
- Australia
- Prior art keywords
- signal
- digital
- transmitted
- pulses
- receiver
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/12—Arrangements providing for calling or supervisory signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
- H04L25/4908—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes
- H04L25/491—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes using 1B2B codes
- H04L25/4912—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes using 1B2B codes using CMI or 2-HDB-3 code
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
- Dc Digital Transmission (AREA)
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Circuits Of Receivers In General (AREA)
- Communication Control (AREA)
Abstract
According to a prior patent application, the digital user data signal is transmitted in CMI code and, when the code is generated, a binary signal content of the auxiliary signal is allocated to one of the element combinations excluded according to the CMI code rule. Since only the start of a one bit or zero bit of the auxiliary signal is marked, pulses which severely impede the generation of a clock signal occur at the receiving end at comparatively large intervals only. According to a parallel application, a clock pulse pattern is therefore transmitted with sporadic data pulses. The described receiver is able to generate a new clock signal from the clock pulse pattern without the jointly transmitted data pulses being able to cause phase interference. The entire arrangement can be set up fully integrated in CMOS technology. <IMAGE>
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE3941747 | 1989-12-18 | ||
DE3941747 | 1989-12-18 |
Publications (2)
Publication Number | Publication Date |
---|---|
AU6815490A true AU6815490A (en) | 1991-06-20 |
AU627096B2 AU627096B2 (en) | 1992-08-13 |
Family
ID=6395700
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AU68154/90A Ceased AU627096B2 (en) | 1989-12-18 | 1990-12-17 | Receiver for a digital additional signal in a digital transmission system |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0433707B1 (en) |
AT (1) | ATE122516T1 (en) |
AU (1) | AU627096B2 (en) |
DE (1) | DE59009063D1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU627383B2 (en) * | 1989-11-30 | 1992-08-20 | Siemens Aktiengesellschaft | Additional signal transmission in a transmission system for digital signals with a high bit rate |
AU627388B2 (en) * | 1989-12-18 | 1992-08-20 | Siemens Aktiengesellschaft | Additional signal transmission in a transmission system for digital signals with a high bit rate |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3412986A1 (en) * | 1984-04-06 | 1985-10-24 | Standard Elektrik Lorenz Ag, 7000 Stuttgart | DIGITAL MESSAGE TRANSMISSION SYSTEM WITH INTEGRATED TRANSMISSION OF ADDITIONAL INFORMATION WITH A LOW BIT SEQUENCE FREQUENCY |
JPH0656976B2 (en) * | 1986-06-18 | 1994-07-27 | 日本電気株式会社 | Individual selective call receiver |
DE3833618A1 (en) * | 1988-10-03 | 1990-04-05 | Philips Patentverwaltung | Digital information transmission system |
EP0429889B1 (en) * | 1989-11-30 | 1995-11-08 | Siemens Aktiengesellschaft | Auxiliary signal transmission in transmission systems for high bit-rate digital signals |
EP0433706B1 (en) * | 1989-12-18 | 1995-04-26 | Siemens Aktiengesellschaft | Auxiliary signal transmission in a communication system for high bit-rate digital signals |
-
1990
- 1990-11-26 DE DE59009063T patent/DE59009063D1/en not_active Expired - Fee Related
- 1990-11-26 EP EP90122560A patent/EP0433707B1/en not_active Expired - Lifetime
- 1990-11-26 AT AT90122560T patent/ATE122516T1/en not_active IP Right Cessation
- 1990-12-17 AU AU68154/90A patent/AU627096B2/en not_active Ceased
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU627383B2 (en) * | 1989-11-30 | 1992-08-20 | Siemens Aktiengesellschaft | Additional signal transmission in a transmission system for digital signals with a high bit rate |
AU627388B2 (en) * | 1989-12-18 | 1992-08-20 | Siemens Aktiengesellschaft | Additional signal transmission in a transmission system for digital signals with a high bit rate |
Also Published As
Publication number | Publication date |
---|---|
EP0433707B1 (en) | 1995-05-10 |
EP0433707A3 (en) | 1992-12-23 |
DE59009063D1 (en) | 1995-06-14 |
EP0433707A2 (en) | 1991-06-26 |
AU627096B2 (en) | 1992-08-13 |
ATE122516T1 (en) | 1995-05-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0407031A3 (en) | Apparatus for transmitting digital data in analog form | |
WO2000025459A3 (en) | Digital optical transceiver | |
CA2058450A1 (en) | Treillis precoding for fractional bits/baud | |
MY113537A (en) | Method and apparatus for decoding noisy, intermittent data, such as manchester encoded data or the like | |
CA2245760A1 (en) | Integrated high-speed serial interfaces | |
AU7106191A (en) | Digital clock buffer circuit providing controllable delay | |
EP0291777A3 (en) | Copier with an optional facsimile function | |
EP0534605A3 (en) | System for converting a floating point signed magnitude binary number to a two's compliment binary number | |
TW235392B (en) | ||
GB2003367A (en) | High speed transmission of binary data over an fm communications system | |
AU6815490A (en) | Receiver for a digital additional signal in a digital transmission system | |
AU6815390A (en) | Additional signal transmission in a transmission system for digital signals with a high bit rate | |
JPS57210748A (en) | Data transmission system | |
AU577336B2 (en) | Regenerating the significant instants of a periodic signal | |
AU627383B2 (en) | Additional signal transmission in a transmission system for digital signals with a high bit rate | |
AU531178B2 (en) | Digital data timing recovery | |
EP1021007A3 (en) | Data transmission frame with reduced ambiguity and a transmitter and receiver for such a frame | |
JPS54158811A (en) | Frame synchronizer | |
JPS5713837A (en) | Code transmission system | |
JPS6471345A (en) | Data transmitter | |
CA2072816A1 (en) | Circuit for digitally adding loss to a signal | |
KR960009133B1 (en) | Circuit for detecting end code in the decoding system | |
JPS56131243A (en) | Control signal inserting method | |
JPS5732161A (en) | Modulation system for digital signal | |
JPS6442958A (en) | Data transmitter and receiver |