AU5206200A - Device and method for processing temporally successive data packets - Google Patents

Device and method for processing temporally successive data packets

Info

Publication number
AU5206200A
AU5206200A AU52062/00A AU5206200A AU5206200A AU 5206200 A AU5206200 A AU 5206200A AU 52062/00 A AU52062/00 A AU 52062/00A AU 5206200 A AU5206200 A AU 5206200A AU 5206200 A AU5206200 A AU 5206200A
Authority
AU
Australia
Prior art keywords
data packets
temporally successive
processing
successive data
data packet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU52062/00A
Inventor
Matthias Zahn
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of AU5206200A publication Critical patent/AU5206200A/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
  • Communication Control (AREA)
  • Image Processing (AREA)
  • Television Systems (AREA)

Abstract

The invention relates to a device for processing temporally successive data packets. Said device comprises at least one decoder, a plurality of processors, a memory that is allocated to one processor respectively and at least one coding device. The aim of the invention is to increase the processing speed, especially for the finishing of video signals, and to produce in a cost-effective manner. To this end, a processor processes a data packet respectively. The invention also relates to a method for processing temporally successive data packets in the following steps: (i) decoding one of the temporally successive data packets; (ii) processing the data packet by means of the processor and (iii) coding the processed data packet. The invention further relates to an arrangement for processing temporally successive data packets.
AU52062/00A 1999-04-13 2000-04-12 Device and method for processing temporally successive data packets Abandoned AU5206200A (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE19916604A DE19916604A1 (en) 1999-04-13 1999-04-13 Device and method for processing data packets that follow one another in time
DE19916604 1999-04-13
PCT/DE2000/001130 WO2000062254A1 (en) 1999-04-13 2000-04-12 Device and method for processing temporally successive data packets

Publications (1)

Publication Number Publication Date
AU5206200A true AU5206200A (en) 2000-11-14

Family

ID=7904371

Family Applications (1)

Application Number Title Priority Date Filing Date
AU52062/00A Abandoned AU5206200A (en) 1999-04-13 2000-04-12 Device and method for processing temporally successive data packets

Country Status (5)

Country Link
EP (1) EP1183648B1 (en)
AT (1) ATE270450T1 (en)
AU (1) AU5206200A (en)
DE (3) DE19916604A1 (en)
WO (1) WO2000062254A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10156036A1 (en) * 2001-11-15 2003-06-05 Evotec Ag Method and device for data processing
DE10228861B4 (en) * 2002-06-27 2005-05-04 Nec Europe Ltd. Method for transmitting time-synchronized data

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0169709B1 (en) * 1984-07-20 1990-06-13 Nec Corporation Real time processor for video signals
EP0597556B1 (en) * 1985-12-13 2001-10-17 Canon Kabushiki Kaisha Image processing apparatus
KR930002316B1 (en) * 1989-05-10 1993-03-29 미쯔비시덴끼 가부시끼가이샤 Multiprocessor type time varying image encoding system and image processor
IL95934A (en) * 1989-10-16 1994-03-15 Hughes Aircraft Co Fast image decoder
FR2660138B1 (en) * 1990-03-26 1992-06-12 France Telecom Cnet DEVICE FOR CODING / DECODING IMAGE SIGNALS.
US5276898A (en) * 1990-07-26 1994-01-04 International Business Machines Corporation System for selectively compressing data frames based upon a current processor work load identifying whether the processor is too busy to perform the compression
JPH04139986A (en) * 1990-09-29 1992-05-13 Victor Co Of Japan Ltd Coding/decoding device for movement compensation prediction of picture signal
US5367385A (en) * 1992-05-07 1994-11-22 Picturetel Corporation Method and apparatus for processing block coded image data to reduce boundary artifacts between adjacent image blocks
US5815646A (en) * 1993-04-13 1998-09-29 C-Cube Microsystems Decompression processor for video applications
FR2711877B1 (en) * 1993-10-29 1996-02-02 Sgs Thomson Microelectronics High definition image processing system.
DE4407376A1 (en) * 1994-03-05 1995-09-28 Autronic Bildverarbeitung Real-time image processing system, especially as an additional PC system
WO1996031974A1 (en) * 1995-04-07 1996-10-10 Hitachi, Ltd. Signal processor
US5812144A (en) * 1995-09-08 1998-09-22 International Business Machines Corporation System for performing real-time video resizing in a data processing system having multimedia capability
US5844594A (en) * 1995-10-05 1998-12-01 Microsoft Corporation Method and apparatus for MPEG encoding
JP3094899B1 (en) * 1996-03-13 2000-10-03 ダイキン工業株式会社 Digital compressed data partial editing method and device

Also Published As

Publication number Publication date
ATE270450T1 (en) 2004-07-15
EP1183648B1 (en) 2004-06-30
EP1183648A1 (en) 2002-03-06
DE10080931D2 (en) 2002-04-11
DE19916604A1 (en) 2000-10-26
DE50006970D1 (en) 2004-08-05
WO2000062254A1 (en) 2000-10-19

Similar Documents

Publication Publication Date Title
SE0002016D0 (en) Arrangement and method relating to communication of speech
EP0987904A3 (en) Method and apparatus for adaptive synchronization of digital video and audio playback
WO2000067113A3 (en) Method and apparatus for thread switching within a multithreaded processor
TW358313B (en) Single-instruction-multiple-data processing in a multimedia signal processor
MY149454A (en) Apparatus and method for data caching to reduce channel change times
TW338132B (en) The adaptive selecting method for memory access priority control in MPEG processor
WO2004056082A3 (en) Method and apparatus for time-multiplexed processing of multiple digital video programs
MY140342A (en) Method and apparatus for changing received streaming content channels
EP1715696A3 (en) System, method and apparatus for a variable output video decoder
BR0114235A (en) Method and equipment for reducing power consumption of a decoder in a communication system
TW200629245A (en) Data structure, information processing device, information processing method, transmission device, transmission method, multiplexing device, multiplexing method, and program
CA2321466A1 (en) Priority encoder circuit and method
ZA200007264B (en) Decoder for, and method of, processing a transport packet stream.
CA2090710A1 (en) Method and system for enhanced data transmission in a cellular telephone system
WO2002088893A3 (en) Application-specific information-processing method, system, and apparatus
WO2002019697A3 (en) System and method for dynamic adaptive decoding of scalable video to balance cpu load
BR9713836A (en) Communication circuit for the transmission and reception, respectively, of a plurality of control signal segments between communication systems, telecommunications system, process of advancing a control signal from a first communication system to a second communication system.
WO2007051202A3 (en) Accelerating video decoding using multiple processors
EP1014649A3 (en) Method and system of data transfer control
AU2724901A (en) Method and apparatus for video decoding on a multiprocessor system
EP1422830A3 (en) Method and apparatus for controlling turbo decoder input
HK1030129A1 (en) Method, apparatus and system for processing an audio signal.
TW355904B (en) Low power high speed MPEG video variable length decoder
GB0225283D0 (en) Method and system for reducing noise in a multi-carrier signal
AU5206200A (en) Device and method for processing temporally successive data packets

Legal Events

Date Code Title Description
MK6 Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase