AU3334984A - Retry mechanism for releasing control of a communications path in a digital computer system - Google Patents

Retry mechanism for releasing control of a communications path in a digital computer system

Info

Publication number
AU3334984A
AU3334984A AU33349/84A AU3334984A AU3334984A AU 3334984 A AU3334984 A AU 3334984A AU 33349/84 A AU33349/84 A AU 33349/84A AU 3334984 A AU3334984 A AU 3334984A AU 3334984 A AU3334984 A AU 3334984A
Authority
AU
Australia
Prior art keywords
computer system
digital computer
communications path
releasing control
retry mechanism
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
AU33349/84A
Other versions
AU564271B2 (en
Inventor
Frank C. Bomba
Stephen R. Jenkins
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Publication of AU3334984A publication Critical patent/AU3334984A/en
Application granted granted Critical
Publication of AU564271B2 publication Critical patent/AU564271B2/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4213—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with asynchronous protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
  • Computer And Data Communications (AREA)
AU33349/84A 1983-09-22 1984-09-20 Retry mechanism for releasing control of a communications path in a digital computer system Ceased AU564271B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US53472083A 1983-09-22 1983-09-22
US534720 1983-09-22

Publications (2)

Publication Number Publication Date
AU3334984A true AU3334984A (en) 1985-03-28
AU564271B2 AU564271B2 (en) 1987-08-06

Family

ID=24131248

Family Applications (1)

Application Number Title Priority Date Filing Date
AU33349/84A Ceased AU564271B2 (en) 1983-09-22 1984-09-20 Retry mechanism for releasing control of a communications path in a digital computer system

Country Status (6)

Country Link
EP (2) EP0138676B1 (en)
JP (1) JPS60144850A (en)
KR (1) KR910001792B1 (en)
AU (1) AU564271B2 (en)
CA (1) CA1217280A (en)
DE (2) DE3483807D1 (en)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2165726B (en) * 1984-10-05 1988-07-27 Mitsubishi Electric Corp Arbitration system for data bus
US4719622A (en) * 1985-03-15 1988-01-12 Wang Laboratories, Inc. System bus means for inter-processor communication
JPS6275860A (en) * 1985-09-30 1987-04-07 Toshiba Corp Data transfer controller
GB2193066B (en) * 1986-07-07 1990-07-04 Perkin Elmer Corp Computer bus
US4807118A (en) * 1987-01-14 1989-02-21 Hewlett-Packard Company Method for handling slot requests over a network
US4817037A (en) * 1987-02-13 1989-03-28 International Business Machines Corporation Data processing system with overlap bus cycle operations
WO1988008575A1 (en) * 1987-05-01 1988-11-03 Digital Equipment Corporation Interrupting node for providing interrupt requests to a pended bus
US4953072A (en) * 1987-05-01 1990-08-28 Digital Equipment Corporation Node for servicing interrupt request messages on a pended bus
US4858116A (en) * 1987-05-01 1989-08-15 Digital Equipment Corporation Method and apparatus for managing multiple lock indicators in a multiprocessor computer system
US5341510A (en) * 1987-05-01 1994-08-23 Digital Equipment Corporation Commander node method and apparatus for assuring adequate access to system resources in a multiprocessor
US4941083A (en) * 1987-05-01 1990-07-10 Digital Equipment Corporation Method and apparatus for initiating interlock read transactions on a multiprocessor computer system
US4949239A (en) * 1987-05-01 1990-08-14 Digital Equipment Corporation System for implementing multiple lock indicators on synchronous pended bus in multiprocessor computer system
AU596535B2 (en) * 1987-05-01 1990-05-03 Digital Equipment Corporation Commander node method and apparatus for assuring adequate access to system resources in a multiprocessor computer system
US4937733A (en) * 1987-05-01 1990-06-26 Digital Equipment Corporation Method and apparatus for assuring adequate access to system resources by processors in a multiprocessor computer system
US5060139A (en) * 1989-04-07 1991-10-22 Tektronix, Inc. Futurebus interrupt subsystem apparatus
JP3261665B2 (en) * 1993-01-29 2002-03-04 インターナショナル・ビジネス・マシーンズ・コーポレーション Data transfer method and data processing system
JP2502932B2 (en) * 1993-01-29 1996-05-29 インターナショナル・ビジネス・マシーンズ・コーポレイション Data transfer method and data processing system
JP3348331B2 (en) * 1995-04-21 2002-11-20 ソニー株式会社 Electronic device and operation mode control method thereof
EP0887741B1 (en) * 1997-06-27 2005-04-13 Bull S.A. Interface bridge between a system bus and a local bus for controlling at least one slave device, such as a ROM memory
KR100519285B1 (en) * 1998-03-20 2005-11-25 엘지전자 주식회사 Apparatus and method for delaying bus reset
TWI671638B (en) * 2018-05-24 2019-09-11 新唐科技股份有限公司 Bus system

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4030075A (en) * 1975-06-30 1977-06-14 Honeywell Information Systems, Inc. Data processing system having distributed priority network
JPS594733B2 (en) * 1975-11-10 1984-01-31 日本電気株式会社 Kyoutsuba Seigiyo Cairo
JPS55134470A (en) * 1979-03-12 1980-10-20 Digital Equipment Corp Data processing system
US4390944A (en) * 1980-05-13 1983-06-28 Bti Computer Systems System for controlling access to a common bus in a computer system
US4380798A (en) * 1980-09-15 1983-04-19 Motorola, Inc. Semaphore register including ownership bits

Also Published As

Publication number Publication date
JPH0246974B2 (en) 1990-10-18
DE3485980T2 (en) 1993-06-09
CA1217280A (en) 1987-01-27
EP0301610B1 (en) 1992-11-11
EP0138676A3 (en) 1986-11-05
EP0138676A2 (en) 1985-04-24
KR850002619A (en) 1985-05-15
KR910001792B1 (en) 1991-03-23
EP0138676B1 (en) 1991-01-02
JPS60144850A (en) 1985-07-31
DE3485980D1 (en) 1992-12-17
EP0301610A3 (en) 1989-08-02
EP0301610A2 (en) 1989-02-01
DE3483807D1 (en) 1991-02-07
AU564271B2 (en) 1987-08-06

Similar Documents

Publication Publication Date Title
AU579519B2 (en) Arbitration mechanism for assigning control of a communications path in a digital computer system
AU564271B2 (en) Retry mechanism for releasing control of a communications path in a digital computer system
AU581857B2 (en) Data structure for a document processing system
AU3375984A (en) A xenogeneic control system
DE3478364D1 (en) Servo control system for a data recording system and a data recording system provided therewith
AU588815B2 (en) Emulation of a data processing system
AU1397683A (en) Digital data error correction
AU583011B2 (en) Digital data bus system for connecting a controller and disk drives
AU568407B2 (en) Control mechanism for multiprocessor systems
AU3517084A (en) Control system for combination weigher
AU550006B2 (en) Digital computer system
GB2142505B (en) Peripheral control for a digital telephone system
AU537919B2 (en) Computer control system
AU4920585A (en) Apparatus for reproducing a digital signal
AU572647B2 (en) Control means in a digital computer
GB2123181B (en) Position control system and mode changing mechanism and tape recording a reproduction apparatus incorporating same
GB2144245B (en) A digital data processor for matrix/matrix multiplication
AU547268B2 (en) Tilting mechanism for a chair
GB2105492B (en) A duplicated computer control system
AU562026B2 (en) A sound-activated control system
AU575353B2 (en) Microcode control system for digital data processing system
EP0265366A3 (en) An independent backup mode transfer method and mechanism for digital control computers
DE3176988D1 (en) Information system using error syndrome for special control
GB8307359D0 (en) Computer for controlling data transfers
AU7084481A (en) A multi processor control system