AU3330399A - Phase detector - Google Patents
Phase detector Download PDFInfo
- Publication number
- AU3330399A AU3330399A AU33303/99A AU3330399A AU3330399A AU 3330399 A AU3330399 A AU 3330399A AU 33303/99 A AU33303/99 A AU 33303/99A AU 3330399 A AU3330399 A AU 3330399A AU 3330399 A AU3330399 A AU 3330399A
- Authority
- AU
- Australia
- Prior art keywords
- signal
- reference clock
- clock signal
- phase detector
- pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004891 communication Methods 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 4
- 230000000630 rising effect Effects 0.000 description 4
- 230000001960 triggered effect Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 238000005070 sampling Methods 0.000 description 3
- 230000003321 amplification Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 238000013139 quantization Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D13/00—Circuits for comparing the phase or frequency of two mutually-independent oscillations
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D13/00—Circuits for comparing the phase or frequency of two mutually-independent oscillations
- H03D13/003—Circuits for comparing the phase or frequency of two mutually-independent oscillations in which both oscillations are converted by logic means into pulses which are applied to filtering or integrating means
- H03D13/004—Circuits for comparing the phase or frequency of two mutually-independent oscillations in which both oscillations are converted by logic means into pulses which are applied to filtering or integrating means the logic means delivering pulses at more than one terminal, e.g. up and down pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
- H03L7/0895—Details of the current generators
- H03L7/0896—Details of the current generators the current generators being controlled by differential up-down pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
- H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
- H03L7/0895—Details of the current generators
- H03L7/0898—Details of the current generators the source or sink current values being variable
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Manipulation Of Pulses (AREA)
- Noise Elimination (AREA)
Description
WO99/48195 PCT/EP99/0 1603 -1 PHASE DETECTOR TECHNICAL FIELD OF THE INVENTION This invention relates to a phase detector circuit, and in particular to a phase detector which 5 can be used in a phase locked loop. More specifically, the invention relates to a phase detector which triggers on both edges of a system clock, thus effectively doubling the reference frequency without adding circuitry and noise. 10 BACKGROUND OF THE INVENTION In digital communication systems, for example in mobile telephone communications operating under the GSM or DCS systems, a technique of continuous phase modulation (CPM) is used. 15 Phase locked loops are well known. A signal at a reference frequency provides an input to a phase detector, the output of which is filtered and passed to a voltage control oscillator. The output from this voltage control oscillator is the output from the phase 20 locked loop, and is also fed back to a frequency divider. The output from the frequency divider is fed back to the phase detector, and the circuit acts to bring the output of the loop to a frequency which is equal to the reference frequency multiplied by the 25 division ratio of the frequency divider. Frequency or phase modulation is therefore achieved by using an input information-containing signal to control a programmable frequency divider, which is preferably a fractional-N divider, that is, one which can provide 30 non-integer division ratios. United States Patent No. 4,814,726 shows a circuit of this type. In general, in such a circuit, noise signals which appear in the reference signal, or are generated by the 35 phase detector, are amplified by a factor which corresponds to the division ratio of the frequency WO99/48195 PCT/EP99/01603 -2 divider. Therefore, it is advantageous to be able to increase the reference frequency, and hence reduce this division ratio. However, the introduction of, for example, a frequency doubler to increase the reference 5 frequency and reduce the noise contribution, requires the addition of extra circuitry, and increases the size and current consumption of the circuit. SUMMARY OF THE INVENTION In accordance with the invention, the reference 10 frequency is effectively doubled by triggering on both edges of the signal clock. This produces the effect of a doubled reference frequency, without the associated increases in size and current consumption, in order to reduce the noise contribution to the circuit output. 15 According to one aspect of the invention, there is provided a phase detector which triggers on both edges of an input reference frequency signal. According to a second aspect of the invention, there is provided a phase locked loop including a phase 20 detector which triggers on both edges of the input reference frequency signal. According to a third aspect of the invention, there is provided a fractional-N phase locked loop circuit, having a delta-sigma modulator to control the 25 division factor thereof, in which the phase detector triggers on both edges of the input reference frequency signal. BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 shows a phase locked loop circuit in 30 accordance with one aspect of the invention. Figure 2 is a block diagram of a phase detector in accordance with another aspect of the invention. Figure 3 is a circuit diagram showing, in more detail, one possible implementation of a part of the 35 phase detector circuit of Figure 2. DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS WO99/48195 PCT/EP99/01603 -3 Figure 1 is a block diagram of a fractional-N phase locked loop circuit, in which a delta-sigma modulator is used to control the division factor of the frequency divider, as used, in this example, in the 5 transmit circuitry of a mobile communications device such as a mobile phone. Similar circuitry may be used to control the local oscillator frequency in the receive circuitry of such a device. As is generally conventional, an input reference 10 signal Vref having a reference frequency fref, is supplied to a first input 2 of a phase detector 4. The output from the phase detector 4 is filtered in a loop filter 6 and passed to a voltage controlled oscillator (VCO) 8, which supplies an output signal at the loop 15 output 10. The output signal from the VCO 8, is also supplied to a frequency divider 12, where it is divided by a division ratio N. The divided output from the frequency divider 12 is supplied to a second input 14 of the phase detector 2. 20 As is well known, this feedback loop causes the output signal on the circuit output 10 to have a frequency equal to N.fref. Hence, the output frequency can be controlled by controlling the value of the division ratio N, and by using a programmable frequency 25 divider 12 of a sort which is generally well known. In the circuit of Figure 1, an information signal, corresponding to the data to be transmitted, is supplied to a data input 16, and then to a waveform generator 18, in order to produce a signal having the 30 instantaneous frequency of the desired modulated signal, divided by the reference frequency fref, and sampled at that frequency fref Based on the signal at a channel selection input 20, an offset can be added in an adder 22 to the signal 35 from the waveform generator 18, and this provides an input to a sigma-delta modulator 24, which is then used WO99/48195 PCT/EP99/01603 -4 to generate the desired division ratio N, for input to the frequency divider 12. Thus, the output signal produced on the loop output 10 is continuously phase modulated in response to the input data signal on the 5 data input 16, to produce a signal for amplification and transmission by a conventional transmit circuit. As the phase-locked loop (PLL) is a low-pass filter, with respect to the instantaneous frequency, it can be regarded as a device for reconstruction of the 10 desired modulation signal. By choosing the bandwidth of the loop filter in the phase-locked loop to be sufficient for the modulation to pass, the output of the VCO 8 consists of a signal corresponding to the instantaneous frequency and phase noise corresponding 15 to the quantization noise of the delta-sigma modulator. The phase noise can be decreased by either increasing the over-sampling factor or by increasing the roll-off of the filtering performed by the PLL. The latter is difficult without jeopardizing the stability margins of 20 the PLL. The over-sampling factor could be increased by increasing the reference frequency, but it may not be possible to change this frequency, for example if this signal is also used as a system clock in the mobile station, or if suitable crystals are 25 unavailable. It is possible to double the frequency of the system clock signal with a frequency doubler to produce a higher reference frequency, but this introduces a source of noise into the loop and, moreover, increases 30 the size and power consumption of the device. In accordance with the invention, therefore, the phase detector 4 uses both edges of the input clock signal Vref, effectively doubling the reference frequency thereof, without the addition of any 35 circuitry which increases the size or power consumption of the device. This effectively doubles the over- WO99/48195 PCT/EP99/01603 -5 sampling ratio, without any increase in the noise contribution in the output signal. It will be appreciated that a phase detector of this type may be used in other applications, for 5 example in any phase locked loop. In such a circuit, the use of a doubled input frequency will halve the required values of the division ratio, and hence reduce any noise contribution introduced thereby. Figure 2 shows in more detail the structure of the 10 phase detector 4 which forms part of the device shown in Figure 1. The phase detector 4 has a first input terminal 2, which receives the reference frequency signal Vref, a second input terminal 14, which receives the output from the frequency divider circuit 12, and 15 an output terminal 26 which, in the circuit of Figure i, provides an input signal to the loop filter 6. As is known in phase detectors generally, the phase detector 4 produces an output at the output terminal 26 which represents the difference in phase between 20 signals appearing at its two inputs 2, 14. The phase detector 4 includes three D-type flip flops 28, 30, 32, each of which has a data (D), clock (C) and reset (R) input terminal, and an output (Q). The data inputs (D) of each of the three flip-flops 28, 25 30, 32, receives in this case a "high" or "1" input. The reference clock signal from the input terminal 2 is supplied to the clock input of the first flip-flop 28 and, on each rising edge of the reference clock signal, the flip-flop 28 is triggered to produce a 30 signal on the output of the device. The input reference clock is also supplied to an inverter (NOT) (34),, and the output inverted reference frequency therefrom is supplied to the clock input of the second flip-flop 30. Thus, this flip-flop triggers on each 35 rising edge of the inverted reference frequency, at a time which corresponds to each falling edge of the WO99/48195 PCT/EP99/01603 -6 reference frequency itself, and produces a signal on the output of this second flip-flop 30. Outputs from these two flip-flops 28, 30 are supplied to an OR-gate 36, the output of which is supplied to a source input 5 38 of a charge pump circuit 40. The input signal on the second input terminal 14 of the phase detector 4 is supplied to the clock input of a third flip-flop 32, which is therefore triggered on each rising edge of that signal, and the signal 10 produced on the output of that device is supplied to a sink control input 42 of the charge pump device 40. AND-gate 44 receives the input signals supplied to the source control input 38 and sink control input 42 at the charge pump circuit 40, and produces an output 15 pulse when both of these signals are high, namely when the output from the third flip-flop 32, and one of the outputs from the first and second flip-flops 28, 30, are both high. The AND-gate 44 output signal, delayed by a delay circuit 46 to avoid the deadband effect, is 20 supplied to the reset input terminals of all three flip-flops 28, 30, 32. The circuit is thus triggered twice in each clock cycle, once by the flip-flop 28 on the rising edge of the reference clock signal, and once by the flip-flop 25 30 at the time of the falling edge of the reference clock signal. In effect, therefore, the frequency of the reference clock has been doubled. Figure 3 is a circuit diagram showing the structure of the charge pump circuit 40. The source 30 control signal from input terminal 38 is supplied to the base terminal of an NPN transistor 52, and an inverted source control signal is supplied to input 54, and hence to the base terminal of an NPN transistor 56. The emitters of the transistors 52, 56 are connected to 35 ground through a current source 58. The sink control signal supplied through the input WO99/48195 PCT/EP99/01603 -7 terminal 42 is connected to the base terminal of an NPN transistor 60, and an inverted sink control signal is supplied to terminal 62 and then to the base of an NPN transistor 64. The emitters of the transistors, 60, 64 5 are connected to the ground rail through a current source 66. The currents in the current sources 58, 66 set the rise and fall times of the output current pulses. The collector terminals of the transistors 52, 60 10 are connected to the positive supply rail Vcc through respective resistors 68, 70, and the collector terminals of the transistors 56, 64 are connected directly to the positive supply Vcc. An input voltage Vin which controls the magnitude 15 of currents flowing in the circuit, is connected to the bases of NPN transistors 72, 74, the collectors of which are connected to the positive supply rail Vcc and the emitters of which are connected to the collector nodes of the transistors 52, 60 respectively. The 20 magnitude of the input voltage Vin is constant, but can be altered to change the PLL closed loop bandwidth. These nodes are also connected to the base terminals of respective PNP transistors 76, 78, the emitter terminals of which are connected to the 25 positive supply rail Vcc through respective resistors 80, 82. Together, the magnitude of the input voltage Vin, and the resistances of the resistors 80, 82 set the magnitude of the output current pulses. The collector terminals of the transistors 76, 78 are 30 connected to the collector terminals of respective NPN transistors 84, 86, the base terminals of which are connected together, and the emitter terminals of which are connected to the ground rail through respective matched resistors 88, 90, which reduce the noise 35 contribution of the transistors 84, 86. The collector and base terminals of the NPN transistor 86 are WO99/48195 PCT/EP99/01603 -8 connected together. The circuit thus consists of two equal current sources, mirrored through a current mirror. The magnitude of the differential input signal supplied 5 through the differential input pairs 38, 54 and 42, 62 control the current sources, in particular the lengths of the current pulses supplied thereform, and hence the output current supplied through the transistor 84, and hence the output signal at the output terminal 92. 10 There is thus disclosed a phase detector which is triggered twice in each cycle of the input reference clock signal, and hence which effectively doubles the reference frequency.
Claims (8)
1. A phase detector, comprising: a reference clock signal input; a comparison signal input; and 5 means for comparing a phase of the comparison signal with a signal having a frequency twice that of the reference clock signal.
2. A phase detector, comprising: a reference clock signal input; 10 a comparison signal input; means for converting the reference clock signal into a doubled reference signal having a frequency twice that of the reference clock signal; and means for comparing a phase of the comparison 15 signal with a phase of the doubled reference signal.
3. A phase detector comprising: a reference clock signal input; a comparison signal input; means for generating a first pulse signal in 20 response to each positive-going or negative-going edge of the reference clock signal; means for generating a second pulse signal in response to each pulse of the comparison signal; and means for comparing the phases of the first and 25 second pulses.
4. A phase detector as claimed in 3, wherein the means for generating the first pulse signal comprises: two latch devices, the reference clock signal being supplied to a first latch device such that a 30 pulse is generated in response to each positive-going edge of the reference clock signal, and the reference clock signal being supplied to a second latch device such that a pulse is generated in response to each negative-going edge of the reference clock signal; and 35 combination logic device, for producing a first pulse signal having a pulse therein corresponding to WO 99/48195 PCT/EP99/01603 -10 each pulse generated by the first and second latch devices.
5. A phase locked loop, including a phase detector as claimed in any preceding claim. 5
6. A fractional-N division ratio phase locked loop, including a phase detector as claimed in one of claims 1 to 4.
7. A portable radio communication device, including a fractional-N phase locked loop comprising: 10 a phase detector; a filter; a voltage-controlled oscillator; and a fractional N frequency divider; the phase detector comprising: 15 a reference clock signal input; a comparison signal input, receiving a signal from the frequency divider; means for generating a first pulse signal in response to each positive-going or negative-going 20 edge of the reference clock signal; means for generating a second pulse signal in response to each pulse of the comparison signal; and means for comparing the phases of the first 25 and second pulses.
8. A portable radio communication device, as claimed in claim 7, comprising a delta-sigma modulator for producing the division ratio for the frequency divider.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9805456 | 1998-03-13 | ||
GB9805456A GB2335322B (en) | 1998-03-13 | 1998-03-13 | Phase detector |
PCT/EP1999/001603 WO1999048195A1 (en) | 1998-03-13 | 1999-03-11 | Phase detector |
Publications (2)
Publication Number | Publication Date |
---|---|
AU3330399A true AU3330399A (en) | 1999-10-11 |
AU760201B2 AU760201B2 (en) | 2003-05-08 |
Family
ID=10828555
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AU33303/99A Ceased AU760201B2 (en) | 1998-03-13 | 1999-03-11 | Phase detector |
Country Status (15)
Country | Link |
---|---|
US (1) | US6198355B1 (en) |
EP (1) | EP1062725B1 (en) |
JP (1) | JP2002507850A (en) |
KR (1) | KR20010041772A (en) |
CN (1) | CN1116734C (en) |
AR (1) | AR014721A1 (en) |
AT (1) | ATE467949T1 (en) |
AU (1) | AU760201B2 (en) |
BR (1) | BR9908735A (en) |
CO (1) | CO4830498A1 (en) |
DE (1) | DE69942363D1 (en) |
EE (1) | EE200000530A (en) |
GB (1) | GB2335322B (en) |
MY (1) | MY115635A (en) |
WO (1) | WO1999048195A1 (en) |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6959063B1 (en) * | 2000-02-29 | 2005-10-25 | Telefonaktiebolaget L M Ericsson (Publ) | Fractional-N phase locked loop |
JP2002158582A (en) * | 2000-11-20 | 2002-05-31 | Mitsubishi Electric Corp | Pll circuit |
US6605935B2 (en) * | 2001-03-21 | 2003-08-12 | Telefonaktiebolaget L M Ericsson (Publ) | Linear fast-locking digital phase detector |
US6483389B1 (en) * | 2001-04-27 | 2002-11-19 | Semtech Corporation | Phase and frequency detector providing immunity to missing input clock pulses |
US6959317B1 (en) | 2001-04-27 | 2005-10-25 | Semtech Corporation | Method and apparatus for increasing processing performance of pipelined averaging filters |
US7039148B1 (en) | 2001-04-27 | 2006-05-02 | Semtech Corporation | Phase detector and signal locking system controller |
US6952138B2 (en) | 2001-09-12 | 2005-10-04 | Telefonaktiebolaget Lm Ericsson (Publ) | Generation of a phase locked loop output signal having reduced spurious spectral components |
US6566967B1 (en) * | 2002-02-26 | 2003-05-20 | Applied Micro Circuits Corporation | Configurable triple phase-locked loop circuit and method |
US7161391B2 (en) * | 2004-12-03 | 2007-01-09 | Micron Technology | Skew tolerant high-speed digital phase detector |
US7428284B2 (en) * | 2005-03-14 | 2008-09-23 | Micron Technology, Inc. | Phase detector and method providing rapid locking of delay-lock loops |
US20070047687A1 (en) * | 2005-08-25 | 2007-03-01 | Tse-Hsiang Hsu | Phase detector and related phase detecting method thereof |
JP4948077B2 (en) * | 2005-10-14 | 2012-06-06 | ルネサスエレクトロニクス株式会社 | Transceiver and communication system using the same |
CN101206236B (en) * | 2006-12-22 | 2011-01-26 | 旺玖科技股份有限公司 | Device and method for detecting phase difference |
US7724049B2 (en) * | 2007-02-28 | 2010-05-25 | Micron Technology, Inc. | Multiphase generator with duty-cycle correction using dual-edge phase detection and method for generating a multiphase signal |
US7990224B2 (en) * | 2007-04-27 | 2011-08-02 | Atmel Corporation | Dual reference phase tracking phase-locked loop |
US8401140B2 (en) | 2008-09-05 | 2013-03-19 | Freescale Semiconductor, Inc. | Phase/frequency detector for a phase-locked loop that samples on both rising and falling edges of a reference signal |
CN101615907B (en) * | 2009-07-31 | 2012-07-11 | 钰创科技股份有限公司 | Phase/frequency detector |
US8269536B2 (en) * | 2009-12-30 | 2012-09-18 | Industrial Technology Research Institute | Onion waveform generator and spread spectrum clock generator using the same |
US8653860B2 (en) * | 2011-05-20 | 2014-02-18 | Nihon Dempa Kogyo Co., Ltd. | Frequency synthesizer |
US8884710B2 (en) * | 2011-10-25 | 2014-11-11 | Invensense, Inc. | Gyroscope with phase and duty-cycle locked loop |
US8928417B2 (en) | 2012-05-07 | 2015-01-06 | Asahi Kasei Microdevices Corporation | High-linearity phase frequency detector |
US9563227B2 (en) * | 2013-02-06 | 2017-02-07 | Nvidia Corporation | Approach to clock frequency modulation of a fixed frequency clock source |
EP3066759A4 (en) * | 2013-11-08 | 2017-06-14 | Intel Corporation | Apparatus to reduce power of a charge pump |
WO2016164543A1 (en) | 2015-04-07 | 2016-10-13 | Analog Devices, Inc. | Quality factor estimation for resonators |
US10030976B2 (en) * | 2015-05-13 | 2018-07-24 | Kionix, Inc. | Phase-based measurement and control of a gyroscope |
US10033400B1 (en) | 2017-10-18 | 2018-07-24 | Schweitzer Engineering Laboratories, Inc. | Analog-to-digital converter verification using quantization noise properties |
US9985646B1 (en) | 2017-10-18 | 2018-05-29 | Schweitzer Engineering Laboratories, Inc. | Analog-to-digital converter verification using quantization noise properties |
US10578435B2 (en) | 2018-01-12 | 2020-03-03 | Analog Devices, Inc. | Quality factor compensation in microelectromechanical system (MEMS) gyroscopes |
US11041722B2 (en) | 2018-07-23 | 2021-06-22 | Analog Devices, Inc. | Systems and methods for sensing angular motion in the presence of low-frequency noise |
Family Cites Families (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4400667A (en) * | 1981-01-12 | 1983-08-23 | Sangamo Weston, Inc. | Phase tolerant bit synchronizer for digital signals |
US4439756A (en) * | 1982-01-20 | 1984-03-27 | International Telephone And Telegraph Corporation | Delta-Sigma modulator with switch capacitor implementation |
US4814726A (en) | 1987-08-17 | 1989-03-21 | National Semiconductor Corporation | Digital phase comparator/charge pump with zero deadband and minimum offset |
CA2003428C (en) * | 1989-11-21 | 1999-12-14 | Thomas Atkin Denning Riley | Frequency synthesizer |
GB2238434B (en) | 1989-11-22 | 1994-03-16 | Stc Plc | Frequency synthesiser |
CA2019297A1 (en) * | 1990-01-23 | 1991-07-23 | Brian M. Miller | Multiple-modulator fractional-n divider |
US5065408A (en) * | 1990-04-26 | 1991-11-12 | Motorola, Inc. | Fractional-division synthesizer for a voice/data communications systems |
US5055802A (en) * | 1990-04-30 | 1991-10-08 | Motorola, Inc. | Multiaccumulator sigma-delta fractional-n synthesis |
JPH0443716A (en) * | 1990-06-08 | 1992-02-13 | Nec Corp | Frequency multipying circuit |
JPH04222118A (en) * | 1990-12-21 | 1992-08-12 | Fujitsu Ltd | Phase locked oscillator |
US5111162A (en) * | 1991-05-03 | 1992-05-05 | Motorola, Inc. | Digital frequency synthesizer having AFC and modulation applied to frequency divider |
JP2811994B2 (en) * | 1991-05-08 | 1998-10-15 | 日本電気株式会社 | Phase locked loop |
US5250858A (en) | 1992-02-19 | 1993-10-05 | Vlsi Technology, Inc. | Double-edge triggered memory device and system |
US5301196A (en) * | 1992-03-16 | 1994-04-05 | International Business Machines Corporation | Half-speed clock recovery and demultiplexer circuit |
US5179295A (en) | 1992-03-20 | 1993-01-12 | Vlsi Technology, Inc. | Dual edge-triggered digital storage element and method therefor |
JP2854777B2 (en) * | 1992-04-27 | 1999-02-03 | 株式会社東芝 | Phase locked loop circuit and signal extraction method |
JPH0661863A (en) * | 1992-08-05 | 1994-03-04 | Fujitsu Ltd | Dc dither input type deltasigma modulation type a/d converter |
JPH0685680A (en) * | 1992-09-01 | 1994-03-25 | Yokogawa Electric Corp | Sigmadelta data converter |
JPH06104743A (en) * | 1992-09-16 | 1994-04-15 | Fujitsu Ltd | Comparison preprocessing circuit and phase locked loop circuit |
US5347559A (en) * | 1992-12-30 | 1994-09-13 | Digital Equipment Corporation | Apparatus and method of data transfer between systems using different clocks |
JPH06296167A (en) * | 1993-04-08 | 1994-10-21 | Sony Corp | Radio receiver |
US5625358A (en) | 1993-09-13 | 1997-04-29 | Analog Devices, Inc. | Digital phase-locked loop utilizing a high order sigma-delta modulator |
JPH07143006A (en) * | 1993-11-15 | 1995-06-02 | Asahi Kasei Micro Syst Kk | Delta sigma type a/d converter |
US5834950A (en) * | 1994-03-17 | 1998-11-10 | 3Com Corporation | Phase detector which eliminates frequency ripple |
CA2123477A1 (en) | 1994-05-12 | 1995-11-13 | Thomas Atkin Denning Riley | Delta-sigma fractional-n frequency synthesizer and frequency discriminator suitable for use therein |
JP3238287B2 (en) * | 1994-08-24 | 2001-12-10 | 株式会社東芝 | Phase locked oscillator |
JPH08139595A (en) * | 1994-11-11 | 1996-05-31 | Mitsubishi Electric Corp | Phase comparator circuit |
DE69631002T2 (en) * | 1995-09-28 | 2004-09-16 | Sanyo Electric Co., Ltd., Moriguchi | Adjustable frequency divider |
US5786778A (en) | 1995-10-05 | 1998-07-28 | Analog Devices, Inc. | Variable sample-rate DAC/ADC/converter system |
US5721547A (en) * | 1996-01-04 | 1998-02-24 | Asahi Kasei Microsystems Ltd. | Analog-to-digital converter employing DC offset cancellation after modulation and before digital processing |
-
1998
- 1998-03-13 GB GB9805456A patent/GB2335322B/en not_active Expired - Fee Related
-
1999
- 1999-03-11 MY MYPI99000903A patent/MY115635A/en unknown
- 1999-03-11 EE EEP200000530A patent/EE200000530A/en unknown
- 1999-03-11 EP EP99914512A patent/EP1062725B1/en not_active Expired - Lifetime
- 1999-03-11 AU AU33303/99A patent/AU760201B2/en not_active Ceased
- 1999-03-11 CN CN99803882A patent/CN1116734C/en not_active Expired - Fee Related
- 1999-03-11 DE DE69942363T patent/DE69942363D1/en not_active Expired - Lifetime
- 1999-03-11 KR KR1020007010023A patent/KR20010041772A/en not_active Application Discontinuation
- 1999-03-11 AT AT99914512T patent/ATE467949T1/en not_active IP Right Cessation
- 1999-03-11 JP JP2000537298A patent/JP2002507850A/en active Pending
- 1999-03-11 BR BR9908735-9A patent/BR9908735A/en not_active IP Right Cessation
- 1999-03-11 WO PCT/EP1999/001603 patent/WO1999048195A1/en not_active Application Discontinuation
- 1999-03-12 CO CO99015446A patent/CO4830498A1/en unknown
- 1999-03-12 US US09/266,844 patent/US6198355B1/en not_active Expired - Lifetime
- 1999-03-12 AR ARP990101097A patent/AR014721A1/en not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
GB2335322A (en) | 1999-09-15 |
JP2002507850A (en) | 2002-03-12 |
WO1999048195A1 (en) | 1999-09-23 |
AU760201B2 (en) | 2003-05-08 |
BR9908735A (en) | 2000-11-21 |
KR20010041772A (en) | 2001-05-25 |
CN1292946A (en) | 2001-04-25 |
CN1116734C (en) | 2003-07-30 |
EP1062725B1 (en) | 2010-05-12 |
AR014721A1 (en) | 2001-03-28 |
EE200000530A (en) | 2002-02-15 |
EP1062725A1 (en) | 2000-12-27 |
GB2335322B (en) | 2002-04-24 |
CO4830498A1 (en) | 1999-08-30 |
MY115635A (en) | 2003-08-30 |
GB9805456D0 (en) | 1998-05-13 |
DE69942363D1 (en) | 2010-06-24 |
US6198355B1 (en) | 2001-03-06 |
ATE467949T1 (en) | 2010-05-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1062725B1 (en) | Phase locked loop circuit | |
EP1216508B1 (en) | Pll loop filter with switched-capacitor resistor | |
EP1609243B1 (en) | Method and system of jitter compensation | |
US6441691B1 (en) | PLL cycle slip compensation | |
US6002273A (en) | Linear low noise phase-frequency detector | |
US20010052822A1 (en) | Phase Locked loop with high-speed locking characteristic | |
EP0795234A1 (en) | Steered frequency phase locked loop | |
US20040207437A1 (en) | Phase locked loop | |
US7323942B2 (en) | Dual loop PLL, and multiplication clock generator using dual loop PLL | |
US6605935B2 (en) | Linear fast-locking digital phase detector | |
JP2806059B2 (en) | Phase locked loop synthesizer | |
US5187722A (en) | Frequency synthesis using fractional frequency multiplication | |
US5936565A (en) | Digitally controlled duty cycle integration | |
EP1297619B1 (en) | Linear dead-band-free digital phase detection | |
US8638141B1 (en) | Phase-locked loop | |
US5929678A (en) | Frequency synthesis circuit having a charge pump | |
Liang et al. | A 2.6–3.4 GHz Fractional-$ N $ Sub-Sampling Phase-Locked Loop Using a Calibration-Free Phase-Switching-Sub-Sampling Technique | |
Tao et al. | A 1.6-GHz 3.3-mW 1.5-MHz wide bandwidth ΔΣ fractional-N PLL with a single path FIR phase noise filtering | |
Hill et al. | A digital implementation of a frequency steered phase locked loop | |
Wu et al. | A 2 V 100 MHz CMOS vector modulator | |
US6707343B2 (en) | Frequency synthesis apparatus, systems, and methods | |
Amourah et al. | A modified Costas loop for clock recovery and frequency synthesis | |
Muqueem et al. | Design of Fractional-NPLL for low phase noise | |
EP0968568B1 (en) | Emulating narrow band phase-locked loop behavior on a wide band phase-locked loop | |
Hsu et al. | A delay-locked loop using a synthesizer-based phase shifter for 3.2 gb/s chip-to-chip communication |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
TC | Change of applicant's name (sec. 104) |
Owner name: TELEFONAKTIEBOLAGET LM ERICSSON (PUBL) Free format text: FORMER NAME: TELEFONAKTIEBOLAGET LM ERICSSON |
|
FGA | Letters patent sealed or granted (standard patent) |