AU2004271223B2 - Improved method of etching silicon - Google Patents

Improved method of etching silicon Download PDF

Info

Publication number
AU2004271223B2
AU2004271223B2 AU2004271223A AU2004271223A AU2004271223B2 AU 2004271223 B2 AU2004271223 B2 AU 2004271223B2 AU 2004271223 A AU2004271223 A AU 2004271223A AU 2004271223 A AU2004271223 A AU 2004271223A AU 2004271223 B2 AU2004271223 B2 AU 2004271223B2
Authority
AU
Australia
Prior art keywords
silicon
ink
etched
mask
type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
AU2004271223A
Other versions
AU2004271223A1 (en
Inventor
Trevor Lindsay Young
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CSG Solar AG
Original Assignee
CSG Solar AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from AU2003904934A external-priority patent/AU2003904934A0/en
Application filed by CSG Solar AG filed Critical CSG Solar AG
Priority to AU2004271223A priority Critical patent/AU2004271223B2/en
Priority claimed from PCT/AU2004/001216 external-priority patent/WO2005024927A1/en
Publication of AU2004271223A1 publication Critical patent/AU2004271223A1/en
Assigned to CSG SOLAR AG reassignment CSG SOLAR AG Amend patent request/document other than specification (104) Assignors: CSG SOLAR, AG
Application granted granted Critical
Publication of AU2004271223B2 publication Critical patent/AU2004271223B2/en
Ceased legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Description

I "Improved method of etching silicon" Field of the Invention The present invention relates generally to the field of semiconductor device fabrication and in particular the invention provides an improved processing step for use 5 in a method of forming metal contacts and other structures in thin film semiconductor devices. A new device structure for thin film photovoltaic devices is also provided. Background of the Invention A major advantage of thin-film photovoltaic (PV) modules over conventional 10 wafer-based modules is the potential for low cost of production. However in practice cost savings have been difficult to achieve as a major component of cost is the number and complexity of process steps involved in the manufacturing sequence and can quickly outweigh savings in material costs. In particular the number of steps that require precise alignment, or the speed of the equipment used to perform a step can 15 have a strong bearing on cost, as can the robustness of a process, which might in some cases lead to additional remedial steps being required or result in lower performance of the end product because of material degradation. Therefore, process improvements which reduce alignment requirement, reduce the number of steps, reduce damage to the device or, allow a step to be performed more quickly provide significant advantages. 20 Summary of the Invention The present invention provides a method of forming a silicon solar cell device formed in a silicon layer applied to a foreign substrate, the method comprising the steps of: 25 a) forming a layer of organic resin as a mask over a free silicon surface to be etched; b) forming openings in the mask to expose the silicon surface in areas to be etched; c) applying a dilute solution of hydrofluoric acid (HF) and potassium 30 permanganate (KMnO 4 ) to the silicon surface exposed through the mask to thereby etch the silicon to a desired depth. Preferably the area of silicon to be etched has a width and length which are significantly greater (say by at least an order of magnitude) than the depth to be etched. In preferred embodiments the silicon to be etched is a thin film of silicon (such as 35 polycrystalline silicon) on a foreign substrate and the etch is limited by the silicon being etched substantially down to the substrate. However the process is equally 2 applicable to single crystal material (ie wafer material) and can be made to progress at a rate which allows depth of etch to be controlled by timing of the etch. The depth can be controlled to remove only a thin surface layer (eg to provide a clean surface for further processing) or can remove a significant thickness of the silicon material). In 5 particular the etch may be performed to expose at least part of a doped layer forming an underlying side of a p-n junction. Preferably the dilute solution of HF and KMnO 4 comprises a solution of 1% HF and 0.1% KMnO 4 . With this solution 1.5ptm of silicon will substantially etch away in 12 minutes at room temperature (21*C). 10 The organic resin is preferably novolac, but other similar resins are also suitable such as commonly available photoresists. The openings in the resin layer can be formed by chemical removal using solutions of caustic substances such as potassium hydroxide (KOH) or sodium hydroxide (NaOH). In a preferred method according to the invention, droplets of dilute (15%) potassium hydroxide are dispensed at locations 15 intended for etching. The KOH solution is preferably deposited using ink-jet print technology. Other methods of making openings in the mask layer include laser ablation and photographic techniques (using photoresist). Brief Description of the Drawings 20 Embodiments of the invention will now be described by way of example with reference to the accompanying drawings (not drawn to scale) in which: Fig. I is a diagram of a section through a semiconductor device after initial steps of applying an anti-reflection coating over a glass substrate and depositing a doped semiconductor film over the anti-reflection coating; 25 Fig. 2 is the sectional view seen in Fig. 1 after a scribing step has been completed to form a cell separating groove dividing separate cell areas and insulating layers have been applied over the semiconductor layer; Fig. 3 is a schematic diagram of an X-Y table with an inkjet print head fitted for directly applying the insulation etchant , using inkjet technology; 30 Fig. 4 is the sectional view seen in Fig. 2 (shifted slightly to the left), after a pattern of etchant has been directly deposited onto the insulating layer to open the insulating layer in areas where contacts to an underlying n' type region of the semiconductor layer are required; Fig. 5 is the sectional view seen in Fig. 4 after the insulation layer has been 35 opened in the areas where contacts to the underlying n* type region of the semiconductor layer are required; 3 Fig. 6 is the sectional view seen in Fig. 5 after further etching steps have been performed to remove some of the doped semiconductor film in the area where the contact to the underlying n* type region of the semiconductor layer is required; Fig. 7 is the sectional view seen in Fig. 6 after a reflow step to flow some of the 5 insulating layer into the hole formed by removal of some of the doped semiconductor film in the area where a contact to the underlying n* type region of the semiconductor layer are required. A pattern of caustic solution has been directly deposited onto the insulating layer to open the insulating layer in an area where a contact to an upper p* type region of the semiconductor layer is required; 10 Fig. 8 is the sectional view seen in Fig. 7 after the caustic has opened the insulation layer in the areas where the contact to the upper p+ type region of the semiconductor layer is required; Fig. 9 is the sectional view seen in Fig. 8 after further etching steps have been performed to clean the surface of the doped semiconductor film of damaged material in 15 the areas where the contact to the upper p* type region of the semiconductor layer is required; Fig. 10 is the sectional view seen in Fig. 9 after a metal layer has been applied to contact the p* and n* type regions of the semiconductor material and to interconnect adjacent cells; 20 Fig. 11 is the sectional view seen in Fig. 10 after the metal layer has been interrupted to separate the contacts to the p* & n* type regions from each other within each cell; Fig. 12 is a back view (silicon side) of part of the device of Fig. 11; and Fig. 13 is a diagram of a part of a completed device, illustrating the 25 interconnection between adjacent cells. Detailed Description of the Preferred Embodiments Referring to the drawings, Fig. 1 illustrates a part of a semiconductor structure 11 which is a precursor to the photovoltaic device fabrication process described below. 30 The semiconductor structure 11 is formed as a thin semiconductor film applied to a substrate 22 in the form of a glass sheet to which a thin silicon nitride anti-reflection coating 71 has been applied. The anti-reflection coating 71 has a thickness of 80nm. For optimal performance, the thin semiconductor film comprises a thin polycrystalline silicon film 12 formed with a total thickness in the range of I to 2tm and preferably 35 1.6p m. The polycrystalline silicon film 12 has an upper p* type region 13 which is 60nm thick, a lower n+ type region 15 which is 40nm thick, and a 1.5pm thick intrinsic 4 or lightly p type doped region 14 separating the p 4 and n* type regions. The sheet resistance in both n* type and p+ type layers is preferably between 400 and 2500 f/o, with no more than 2x 1014 cm 2 boron in total. Typical values are around 750 D2Io for n+ type material and 1500 fl/o for p* type material. The thickness of the n* type and p 4 5 type layers is typically between 20 and 100 nm. The glass surface is preferably textured to promote light trapping, but this is not shown in the drawings for sake of clarity. Division into cells 10 As seen in Fig. 2, the silicon film 12 is separated into cells by scribed isolation grooves 16. This is achieved by scanning a laser over the substrate in areas where isolation grooves 16 are required to define the boundaries of each photovoltaic cell. To scribe the grooves 16, the structure 11 is transferred to an X-Y stage (not shown) located under a laser operating at 1064 nm to produce focussed laser beam 73 which 15 cuts the isolation grooves through the silicon. The laser beam is focussed to minimise the width of the groove, which is lost active area. Typically, a pulse energy of 0.11 mJ is required to fully ablate the silicon film and gives a groove width of 50 pim. To ensure a continuous groove, successive pulses are overlapped by 50%. The optimum cell width is in the range of 5 to 8 mm and cell widths of 6mm are typical. 20 As seen in Fig. 2, two layers of insulation are preferably used on the surface of the silicon and are added after the laser scribing step described above. The first insulation layer is an optional thin but tough cap nitride 72. This layer protects the exposed silicon along the edges of the cell definition grooves 16 after laser scribing and passivates the surface of the silicon. The cap nitride 72 is preferably capable of being 25 etched completely in a few minutes to allow access to the silicon at n type and p type contact locations and typically comprises 60 nm of silicon nitride deposited by PECVD at a temperature of 300 - 320*C. Before the cap layer 72 is applied, the structure 11 is transferred to a tank containing a 5% solution of hydrofluoric acid for one minute. This removes any 30 remaining debris and any surface oxides that may have formed. The structure is rinsed in de-ionised water and dried. The second insulation layer 17 is a thin layer of organic resin. The insulating resin is resistant to dilute solutions of hydrofluoric acid (HF) and potassium permanganate (KMnO 4 ), and is preferably vacuum compatible to 10-6 mbar. The 35 insulation material most often used is novolac resin (AZ P150) similar to that used in photoresist (but without any photoactive compounds). The novolac resin is preferably 5 loaded with 20 - 30% white titania pigment (titanium dioxide) which improves coverage and gives it a white colour that improves its optical reflectivity to help trap light within the silicon. The resin layer 17 serves as an etch mask for etching steps described below and also covers over the rough jagged surface that is formed along the 5 edges of the cell definition grooves 16, an area that is prone to pinholes in the cap nitride layer 72. The organic resin layer 17 also thermally and optically isolates the metal layer from the silicon to facilitate laser patterning of a metal layer in contact forming process steps described below. The novolac resin is applied to each module to a thickness of 4 to 5 prm using a 10 spray coater. After the structure 11 is coated, it is passed under heat lamps to heat it to 90*C to cure. As seen in Fig. 2, the insulation layer 17 is applied over the cap layer 72 and extends into the cell separation grooves 16. Opening mask and etching n type contact openings 15 In order to make electrical contact to the buried n+ type layer and the upper p* type layer with a metal layer which will be subsequently formed, holes must be made through the novolac resin layer 17 and the cap nitride layer 72 in the locations where the n type "crater" contacts and the p type "dimple" contacts are required. Firstly with regard to the "crater" contacts to the buried n* type silicon layer, as well opening the 20 novolac resin layer 17 and the cap nitride layer 72, most of the silicon film 12 must be removed from areas beneath what will later become the n type metal pads to form the n type contact openings 32. Referring to Figs. 3, 4 and 5 ink-jet technology is used to open holes in the novolac resin layer 17 at the crater locations. To achieve this the structure 11 is loaded onto an X-Y stage equipped with an ink-jet head 91 having 25 multiple nozzles with a nozzle spacing of 0.5 mm and controlled by controller 92. The glass is held down with a vacuum chuck and initially scanned to ensure that no point is deformed more than 1 mm above the stage. The glass is then scanned beneath the head 91 at a table speed of typically 400 mm/s. Droplets 76 of dilute (15%) potassium hydroxide (KOH) (see figure 4) are dispensed at locations intended for n type 'crater' 30 contacts. The odd-numbered nozzles fire in the odd-numbered cells, and the even numbered nozzles fire in the even-numbered cells, so that within a given cell, the spacing between lines of droplets is 1 mm. The spacing between droplets within each line is 400 pm, hence the rate of droplet release at a table speed of 400 mm/s is 1 kHz. The droplets are sized to etch circular openings in the resin layer that are about 100 pm 35 in diameter. The KOH solution removes the resin insulation 17 in the area of the droplet 76 after a few minutes to form the hole 32 seen in Fig. 5.
6 The openings 32 are spaced holes so that lateral continuity is maintained in the semiconductor layer after contact formation. The ink-jet printing process applies a droplet 76 of the caustic solution in a controlled manner to remove the insulation only where the n type contacts are to be formed. The caustic solution preferably contains 5 potassium hydroxide (KOH) but can also use sodium hydroxide (NaOH) and includes glycerol for viscosity control. The print head used for this purpose is a model 1281D, 641D2 or 64-30 manufactured by Ink Jet Technologies Inc., and will print substances having a viscosity in the range 5 to 20 centipoise. The droplet size deposited by the print head is in the range of 20 to 240 picolitre corresponding to a deposited droplet 10 diameter range of 50- 150prm. In the preferred embodiment the droplets are printed at a diameter of 100pm. It should be noted that novolac is an organic resin closely related to the resins used in photo-resist material and the etchant printing process described above will apply equally to the patterning of other such materials. To extend the opening 32 into the silicon layer 12 as seen in Fig. 6, the structure 15 11 is rinsed in water to remove residual KOH from the ink-jet printing process, and it is then immersed in a tank containing a 5% solution of hydrofluoric acid for 1 minute to remove the silicon nitride from the n type contact openings 32. The sheet is then directly transferred to a tank containing 1% hydrofluoric acid (HF) and 0.1% potassium permanganate (KMnO 4 ) for 4 minutes. This time is long enough to remove all of the p* 20 type layer and etch down along grain boundaries to expose some of the n' type layer for the silicon thicknesses stated above, however the time should be adjusted for different silicon layer thicknesses, silicon crystal quality and extent of surface texturing. The structure 11 is then rinsed in de-ionised water and dried. The resulting opening 32 in the silicon 12 has a rough bottom surface 82, in 25 which some points may be etched through to the anti-reflection layer 71 and some ridges 83 extend into the lightly doped p type region 14 as seen in Fig. 6. However as long as some of the n* type region is exposed, good contact can be made to the n* type region. Because the p type region is very lightly doped in the area near the n* type region there is insufficient lateral conductivity to cause shorting if some p type material 30 is also left in the bottom of the hole 32. Reflow of mask Because the side walls of the hole 32 are passing through the p* type region 13 and the lightly doped region 14, the walls need to be insulated to prevent shorting of the 35 p-n junction. This is achieved by causing the insulation layer 17 to re-flow whereby a portion of the insulation layer 78 in the vicinity of the edge of the opening 32 flows into 7 the hole to form a covering 79 over the walls as seen in Fig. 7. To achieve this the sheet is passed through a zone containing a vapour of a suitable solvent. This causes the novolac resin of the insulating layer 17 to reflow, shrinking the size of the crater openings 32. As the samples exit this zone, they are heated under heat lamps to a 5 temperature of 90*C to drive out the remaining solvent. The rate of re-flow will vary with the aggressiveness of the solvent used, the concentration and, temperature. There are many suitable, volatile solvents that will dissolve organic resins such as novolac, including substances such as acetone. Acetone is a suitable solvent for the process, but acts quite aggressively, requiring only a few 10 seconds to cover the walls of the hole 32 with resin, and making it difficult to control the process accurately. The preferred solvent is propylene glycol monomethyl ether acetate (PGMEA) and the device is introduced into an atmosphere containing a saturated vapour of PGMEA at room temperature (eg, 210 C) for 4 minutes until a slight shrinkage of the holes in the insulation is observed. 15 Opening mask and cleaning p type contact openings A further set of holes 19 (see Fig.8) are then formed in the insulation layer 17, again using the printing and etching process described above with reference to figs. 3, 4 and 5. These openings are formed by printing droplets 81 of caustic solution onto the 20 insulation (see Fig. 7) in the locations where p type contact "dimples" are required. Following the removal of the insulation layer 17 by the caustic solution to form the openings 19 (see Fig. 8), any residual caustic solution is washed off with water and the cap layer 72 removed in the openings 19 with an etch of 5% hydrofluoric acid (HF) for 1 minute (note times of from 10 seconds to 10 minutes may be required to remove the 25 nitride layer depending on its stoichiometry). Optionally, any damaged silicon material on the surface of the p+ type region 13 is then removed to allow good contact using an etch in 1% hydrofluoric acid (HF) and 0.1% potassium permanganate (KMnO 4 ) for ten seconds followed by a rinse in de-ionised water to provide the slightly recessed contact "dimple" 85 seen in Fig. 9. This length of etch is long enough to remove surface 30 plasma damage without etching all the way through the p* type layer 13. It is also short enough to have negligible impact on the n type contacts. Formation of metal contacts The final stage of device fabrication involves depositing a metal layer and 35 slicing it up so that it forms a plurality of independent electrical connections, each one collecting current from one line of p type dimple contacts and delivering it to a line of n 8 type crater contacts in the adjacent cell. In this manner, monolithic series interconnection of the cells is achieved. Before the metal layer is applied, the structure 11 is immersed into a tank containing a 0.2% solution of hydrofluoric acid for 20 seconds. This acid removes the 5 surface oxide from both the crater and dimple contacts. There is wide latitude for the strength and duration of this etch. The structure is then rinsed in de-ionised water and dried. Turning to Fig. 10, the contact metal for the n type and p type contacts is applied simultaneously by depositing a thin metal layer 28 over the insulation layer 17 and 10 extending into the holes 32 and 19 to contact the surfaces 82 and 85 of the n* type region 15 and p* type region 13. The metal layer is preferably a thin layer of pure aluminium, which makes good electrical contact to both n' type and p* type silicon, provides good lateral conductivity, and has high optical reflectance. The aluminium thickness is typically 100 nm. 15 Isolation of n an p type contacts The isolation of the n type and p type contacts is achieved by using a laser 86 (see Fig. 10) to melt and/or evaporate the metal layer 28 to thereby form an isolation groove 31 as seen in Fig. 11. When the laser is pulsed on, a small amount of metal is 20 ablated directly under the beam creating a hole 31. The structure 11 is processed using a laser operating at 1064 nm to scribe the isolation grooves in the metal layer 28. The laser is adjusted so that it scribes through the metal layer 28 without damaging the silicon 12. These scribes 31 separate the n type contacts 32 from the p type contacts 19 within each cell, while retaining the series 25 connection of each cell to its neighbours. Preferred laser conditions are a pulse energy of 0.12 mJ with the beam defocused to a diameter of about 100 pm. The pulse overlap is 50% and the scribes are spaced 0.5 mm apart. In addition, there are discontinuous scribes 34 along each cell definition groove 16 (see Fig. 12). Fig. 12 illustrates a rear view of a part of a device made by the process described 30 above, from which it can be seen that each of the cells of the device 11 comprises an elongate photovoltaic element 35a, 35b, 35c, 35d divided across its long axis by a plurality of transverse metal isolation scribes 31 which isolate alternate sets of holes 19 and holes 32 respectively providing contacts to the p* type and n' type regions of the cell. The transverse scribes 31 are made as long substantially straight scribes extending 35 over the length of the device such that each scribe crosses each elongate cell.
9 Following the formation of the first set of scribes 31, a further set of metal isolation scribes 34 are formed over the cell separation scribes 16 between adjacent cells 11, to isolate every second pair of cells. The metal isolation scribes 34 extending to either side of any one of the elongate transverse scribes 31 are offset by one cell with 5 respect to those on the other side of the same transverse scribe 31 such that the cells become series connected by a matrix of connection links 36 with alternating offsets, connecting one set of p type contacts 19 of one cell 35 to a set of n type contacts 32 of an adjacent cell 35, as shown in Figure 12. The metal isolation scribes 31 comprises a first set of long scribes transverse to 10 the cells 35 from 50-200pm wide, preferably about 100pm wide. The scribes are typically spaced on centres of 0.2-2.0mm and preferably about 0.5mm to form conducting strips about 0.2-1.9mm and preferably about 0.4mm wide. The isolation scribes 34 comprises a second set of interrupted scribes parallel to the long direction of the cells 35 and substantially coincident with the cell isolation grooves 16 in the silicon, 15 The isolation scribes 34 are also from 50-200ptm wide, preferably about 100p1m wide. It is equally possible to form the isolation scribes 34 before forming the transverse isolation scribes 31. The scribed areas are illustrated in Fig. 12 with cross-hatching. A portion of the completed structure is illustrated in Fig. 13 which shows the connection of an n type contact of one cell to the p type contact of an adjacent cell to 20 provide a series connections of cells. In practice there may be several n type contacts grouped together and several p type contacts grouped together however for the sake of clarity only one of each is shown in each cell. The arrangement shown in Fig. 13 is also schematic as the isolation grooves 16 in the silicon and the isolation grooves 31 in the metal run perpendicularly to one another in practice as is seen in Fig. 12. 25 It will be appreciated by persons skilled in the art that numerous variations and/or modifications may be made to the invention as shown in the specific embodiments without departing from the spirit or scope of the invention as broadly described. The present embodiments are, therefore, to be considered in all respects as illustrative and not restrictive.

Claims (15)

1. A method of etching a thin film of silicon on a foreign substrate through a mask comprising: 5 a) forming a layer of organic resin as a mask over a free surface of a device to be etched; b) forming openings in the mask to expose the silicon surface in areas to be etched; and c) applying a dilute solution of hydrofluoric acid (HF) and potassium 10 permanganate (KMnO 4 ) to the silicon surface exposed through the mask to thereby etch the silicon to a desired depth.
2. The method of claim 1 wherein the area of silicon to be etched has a width and length which are at least an order of magnitude greater than the depth to be etched.
3. The method of claim I or 2 wherein the silicon to be etched is crystalline 15 silicon.
4. The method of claim 1, 2, or 3 wherein the etch is performed until at least a portion of the substrate is exposed in each area to be etched.
5. The method of claim 4 wherein the etch substantially completely removes the silicon from the substrate in each area to be etched. 20
6. The method of claim 3, 4 or 5 wherein the silicon to be etched is a thin film of polycrystalline silicon on the foreign substrate.
7. The method as claimed in any one of claims 1 to 6 wherein the dilute solution of HF and KMnO 4 comprises a solution of 1% HF and 0.1% KMnO 4 .
8. The method as claimed in any one of claims I to 7 wherein the organic resin 25 material is novolac.
9. The method as claimed in any one of claims I to 8 wherein the openings in the mask are formed by depositing a caustic etchant onto the surface of the mask in a predetermined pattern, the method comprising: a) placing the device on a stage; 30 b) locating an ink-jet print device over the device and in close proximity thereto, the ink-jet device and stage being moveable relative to one another; c) supplying the ink-jet device with the caustic etchant; d) moving the device and the ink-jet device relative to one another under control of control means; and 11 e) controlling the ink-jet device to deposit predetermined amounts of the caustic etchant onto a surface of the mask in the predetermined pattern as the device and the ink-jet device move relative to one another.
10. The method of claim 9 wherein glycerol is added to the caustic etchant to adjust 5 the viscosity of the caustic etchant to that required by the ink-jet device.
11. The method of claim 10 wherein the viscosity of the caustic etchant is adjusted to be in the range of 5 to 20 centipoise.
12. The method of claim 9, 10 or 11 wherein the stage is an X-Y stage and the ink jet device is fixed, such that relative motion of the device to be etched and the ink-jet 10 device is achieved by moving the stage under the ink-jet device.
13. The method as claimed in any one of claims I to 12 wherein the openings in the mask are formed using a solution of potassium hydroxide (KOH) or sodium hydroxide (NaOH).
14. The method as claimed in any one of claims I to 13 wherein droplets of a 15% 15 potassium hydroxide are dispensed at locations intended for opening the mask.
15. The method as claimed in claim 1 substantially as hereinbefore described.
AU2004271223A 2003-09-09 2004-09-09 Improved method of etching silicon Ceased AU2004271223B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2004271223A AU2004271223B2 (en) 2003-09-09 2004-09-09 Improved method of etching silicon

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
AU2003904934 2003-09-09
AU2003904934A AU2003904934A0 (en) 2003-09-09 Improved method of etching silicon
PCT/AU2004/001216 WO2005024927A1 (en) 2003-09-09 2004-09-09 Improved method of etching silicon
AU2004271223A AU2004271223B2 (en) 2003-09-09 2004-09-09 Improved method of etching silicon

Publications (2)

Publication Number Publication Date
AU2004271223A1 AU2004271223A1 (en) 2005-03-17
AU2004271223B2 true AU2004271223B2 (en) 2010-02-18

Family

ID=36101604

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2004271223A Ceased AU2004271223B2 (en) 2003-09-09 2004-09-09 Improved method of etching silicon

Country Status (1)

Country Link
AU (1) AU2004271223B2 (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1602847A (en) * 1968-03-08 1971-02-01 Etching solution for use in manufacture of - micro circuits
JPH09127675A (en) * 1995-10-31 1997-05-16 Hitachi Powdered Metals Co Ltd Forming method for black matrix pattern
JPH11340129A (en) * 1998-05-28 1999-12-10 Seiko Epson Corp Method and device for manufacturing pattern
GB2367788A (en) * 2000-10-16 2002-04-17 Seiko Epson Corp Etching using an ink jet print head

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1602847A (en) * 1968-03-08 1971-02-01 Etching solution for use in manufacture of - micro circuits
JPH09127675A (en) * 1995-10-31 1997-05-16 Hitachi Powdered Metals Co Ltd Forming method for black matrix pattern
JPH11340129A (en) * 1998-05-28 1999-12-10 Seiko Epson Corp Method and device for manufacturing pattern
GB2367788A (en) * 2000-10-16 2002-04-17 Seiko Epson Corp Etching using an ink jet print head

Also Published As

Publication number Publication date
AU2004271223A1 (en) 2005-03-17

Similar Documents

Publication Publication Date Title
US7960206B2 (en) Adjustment of masks by re-flow
US7446051B2 (en) Method of etching silicon
US7585781B2 (en) Method of forming openings in an organic resin material
TWI543248B (en) Method of dicing a substrate comprising a plurality of ics and system for the same
KR102036728B1 (en) Water soluble mask for substrate dicing by laser and plasma etch
KR101463152B1 (en) In-situ deposited mask layer for device singulation by laser scribing and plasma etch
US8692111B2 (en) High throughput laser ablation processes and structures for forming contact holes in solar cells
US20050070107A1 (en) Method of manufacturing photovoltaic device
AU2004271223B2 (en) Improved method of etching silicon
AU2004271224B2 (en) Adjustment of masks by re-flow
AU2004271225B2 (en) Improved method of forming openings in an organic resin material
US20110177651A1 (en) Method for producing a metal structure on a surface of a semiconductor substrate
WO2011097676A1 (en) Contact composition

Legal Events

Date Code Title Description
TC Change of applicant's name (sec. 104)

Owner name: CSG SOLAR AG

Free format text: FORMER NAME: CSG SOLAR, AG

FGA Letters patent sealed or granted (standard patent)
MK14 Patent ceased section 143(a) (annual fees not paid) or expired