AU2003251186A1 - Delay locked loop for generating multi-phase clocks without voltage-controlled oscillator - Google Patents
Delay locked loop for generating multi-phase clocks without voltage-controlled oscillatorInfo
- Publication number
- AU2003251186A1 AU2003251186A1 AU2003251186A AU2003251186A AU2003251186A1 AU 2003251186 A1 AU2003251186 A1 AU 2003251186A1 AU 2003251186 A AU2003251186 A AU 2003251186A AU 2003251186 A AU2003251186 A AU 2003251186A AU 2003251186 A1 AU2003251186 A1 AU 2003251186A1
- Authority
- AU
- Australia
- Prior art keywords
- voltage
- locked loop
- controlled oscillator
- delay locked
- phase clocks
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/14—Preventing false-lock or pseudo-lock of the PLL
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2003-0050746 | 2003-07-23 | ||
KR10-2003-0050746A KR100531457B1 (en) | 2003-07-23 | 2003-07-23 | Delay Locked Loop For Generating Multi-Phase Clocks Without Voltage-Controlled Oscillator |
PCT/KR2003/001581 WO2005008894A1 (en) | 2003-07-23 | 2003-08-06 | Delay locked loop for generating multi-phase clocks without voltage-controlled oscillator |
Publications (1)
Publication Number | Publication Date |
---|---|
AU2003251186A1 true AU2003251186A1 (en) | 2005-02-04 |
Family
ID=34074955
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AU2003251186A Abandoned AU2003251186A1 (en) | 2003-07-23 | 2003-08-06 | Delay locked loop for generating multi-phase clocks without voltage-controlled oscillator |
Country Status (3)
Country | Link |
---|---|
KR (1) | KR100531457B1 (en) |
AU (1) | AU2003251186A1 (en) |
WO (1) | WO2005008894A1 (en) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4879569B2 (en) * | 2005-11-29 | 2012-02-22 | パナソニック株式会社 | Phase adjustment circuit |
KR100715154B1 (en) * | 2005-12-21 | 2007-05-10 | 삼성전자주식회사 | Phase locked loop with high locking speed and clock locking method using the same |
KR100840697B1 (en) * | 2006-10-30 | 2008-06-24 | 삼성전자주식회사 | Delay-locked loop circuit for generating multi-phase clock signals and method of controlling the same |
KR100789408B1 (en) | 2006-11-21 | 2007-12-28 | 삼성전자주식회사 | Delay locked loops circuits and method of generating multiplied clock thereof |
KR100892637B1 (en) * | 2007-04-13 | 2009-04-09 | 주식회사 하이닉스반도체 | Clock signal distribution circuit and interface apparatus using the same |
KR101202682B1 (en) | 2010-06-21 | 2012-11-19 | 에스케이하이닉스 주식회사 | Phase locked loop |
US9793900B1 (en) | 2016-06-29 | 2017-10-17 | Microsoft Technology Licensing, Llc | Distributed multi-phase clock generator having coupled delay-locked loops |
CN115065359B (en) * | 2022-08-11 | 2022-11-04 | 睿力集成电路有限公司 | Delay-locked loop, clock synchronization circuit and memory |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4425426B2 (en) * | 2000-05-11 | 2010-03-03 | Necエレクトロニクス株式会社 | Oversampling clock recovery circuit |
KR100446291B1 (en) * | 2001-11-07 | 2004-09-01 | 삼성전자주식회사 | Delay locked loop circuit capable of adjusting locking resolution using CAS latency |
-
2003
- 2003-07-23 KR KR10-2003-0050746A patent/KR100531457B1/en not_active IP Right Cessation
- 2003-08-06 WO PCT/KR2003/001581 patent/WO2005008894A1/en active Application Filing
- 2003-08-06 AU AU2003251186A patent/AU2003251186A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
KR100531457B1 (en) | 2005-11-28 |
KR20050011586A (en) | 2005-01-29 |
WO2005008894A1 (en) | 2005-01-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60305543D1 (en) | Phase interpolation-based PLL frequency synthesizer | |
AU2003247544A1 (en) | Multi-phase frequency generator using injection-locked frequency dividers | |
AU2003207472A1 (en) | Voltage-controlled oscillator circuit for direct modulation | |
GB2441461B (en) | Multi-phase realigned voltage-controlled oscillator and phase-locked loop incorporating the same | |
EP1706943A4 (en) | Non-quasistatic phase lock loop frequency divider circuit | |
WO2007079098A3 (en) | A novel method of frequency synthesis for fast switching | |
EP1882304A4 (en) | Fast hopping frequency synthesizer using an all digital phased locked loop (adpll) | |
EP1693967A4 (en) | Delta-sigma type fraction division pll synthesizer | |
HK1074702A1 (en) | Voltage-controlled oscillator | |
AU2003253203A1 (en) | Phase locked loop | |
TWI319663B (en) | Delay locked loop with improved jitter and clock delay compenstating method thereof | |
DE602005001077D1 (en) | Phase locked loop for frequency synthesizer | |
AU2003228677A1 (en) | Stabilization technique for phase-locked frequency synthesizers | |
SG109429A1 (en) | Phase-locked loop frequency synthesizer | |
AU2003290781A1 (en) | Edge synchronized phase-locked loop circuit | |
EP1978639A4 (en) | Phase comparison circuit and pll synthesizer using the same | |
DE60225498D1 (en) | PLL frequency synthesizer | |
AU2003251186A1 (en) | Delay locked loop for generating multi-phase clocks without voltage-controlled oscillator | |
AU2003267054A1 (en) | Phase locked loop | |
AU2003281955A1 (en) | Circuit arrangement for frequency division and phase locked loop with said circuit arrangement | |
AU2001227549A1 (en) | Digital divider as a local oscillator for frequency synthesis | |
AU2003230914A1 (en) | Phase locked loop (pll) frequency synthesizer and method | |
GB2405040B (en) | Improved oscillator for serdes | |
GB0230289D0 (en) | Improved phase locked loop | |
GB2375934B (en) | System clock synchronisation using phase-locked loop |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MK6 | Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase |