AU2002356823A1 - Method of manufacture of a multi-layered substrate with a thin single crystalline layer - Google Patents
Method of manufacture of a multi-layered substrate with a thin single crystalline layerInfo
- Publication number
- AU2002356823A1 AU2002356823A1 AU2002356823A AU2002356823A AU2002356823A1 AU 2002356823 A1 AU2002356823 A1 AU 2002356823A1 AU 2002356823 A AU2002356823 A AU 2002356823A AU 2002356823 A AU2002356823 A AU 2002356823A AU 2002356823 A1 AU2002356823 A1 AU 2002356823A1
- Authority
- AU
- Australia
- Prior art keywords
- manufacture
- single crystalline
- crystalline layer
- layered substrate
- thin single
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 238000000034 method Methods 0.000 title 1
- 239000000758 substrate Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67132—Apparatus for placing on an insulating substrate, e.g. tape
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00349—Creating layers of material on a substrate
- B81C1/00357—Creating layers of material on a substrate involving bonding one or several substrates on a non-temporary support, e.g. another substrate
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00436—Shaping materials, i.e. techniques for structuring the substrate or the layers on the substrate
- B81C1/005—Bulk micromachining
- B81C1/00507—Formation of buried layers by techniques other than deposition, e.g. by deep implantation of elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
- H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
- H01L21/3223—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering using cavities formed by hydrogen or noble gas ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2201/00—Manufacture or treatment of microstructural devices or systems
- B81C2201/01—Manufacture or treatment of microstructural devices or systems in or on a substrate
- B81C2201/0174—Manufacture or treatment of microstructural devices or systems in or on a substrate for making multi-layered devices, film deposition or growing
- B81C2201/019—Bonding or gluing multiple substrate layers
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Element Separation (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/202,566 | 2002-07-24 | ||
US10/202,566 US6696352B1 (en) | 2001-09-11 | 2002-07-24 | Method of manufacture of a multi-layered substrate with a thin single crystalline layer and a versatile sacrificial layer |
PCT/US2002/033278 WO2004010481A1 (en) | 2002-07-24 | 2002-10-18 | Method of manufacture of a multi-layered substrate with a thin single crystalline layer |
Publications (1)
Publication Number | Publication Date |
---|---|
AU2002356823A1 true AU2002356823A1 (en) | 2004-02-09 |
Family
ID=30769855
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AU2002356823A Abandoned AU2002356823A1 (en) | 2002-07-24 | 2002-10-18 | Method of manufacture of a multi-layered substrate with a thin single crystalline layer |
Country Status (2)
Country | Link |
---|---|
AU (1) | AU2002356823A1 (en) |
WO (1) | WO2004010481A1 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102004007060B3 (en) | 2004-02-13 | 2005-07-07 | Thallner, Erich, Dipl.-Ing. | Semiconductor wafer bonding device using application of adhesive before alignment and contacting of corresponding surfaces of semiconductor wafers |
FR2905801B1 (en) * | 2006-09-12 | 2008-12-05 | Soitec Silicon On Insulator | METHOD FOR TRANSFERRING A HIGH TEMPERATURE LAYER |
US8324031B2 (en) | 2008-06-24 | 2012-12-04 | Globalfoundries Singapore Pte. Ltd. | Diffusion barrier and method of formation thereof |
FR2978603B1 (en) | 2011-07-28 | 2013-08-23 | Soitec Silicon On Insulator | METHOD FOR TRANSFERRING A MONOCRYSTALLINE SEMICONDUCTOR LAYER TO A SUPPORT SUBSTRATE |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3112106B2 (en) * | 1991-10-11 | 2000-11-27 | キヤノン株式会社 | Manufacturing method of semiconductor substrate |
US5877070A (en) * | 1997-05-31 | 1999-03-02 | Max-Planck Society | Method for the transfer of thin layers of monocrystalline material to a desirable substrate |
JPH1126733A (en) * | 1997-07-03 | 1999-01-29 | Seiko Epson Corp | Transfer method of thin film device, thin film device, thin film integrated circuit device, active matrix substrate, liquid crystal display and electronic equipment |
US6423614B1 (en) * | 1998-06-30 | 2002-07-23 | Intel Corporation | Method of delaminating a thin film using non-thermal techniques |
-
2002
- 2002-10-18 AU AU2002356823A patent/AU2002356823A1/en not_active Abandoned
- 2002-10-18 WO PCT/US2002/033278 patent/WO2004010481A1/en not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
WO2004010481A1 (en) | 2004-01-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU2002313948A1 (en) | A wire structure, a thin film transistor substrate of using the wire structure and a method of manufacturing the same | |
AU2002337877A1 (en) | A method of producing a coated substrate | |
AU2003232469A1 (en) | Method for the production of structured layers on substrates | |
WO2002095799A3 (en) | Thin films and production methods thereof | |
AU2002329945A1 (en) | Process for forming a fragile layer inside of a single crystalline substrate | |
AU2003231077A1 (en) | Process for forming a patterned thin film conductive structure on a substrate | |
GB0325748D0 (en) | A method of forming a patterned layer on a substrate | |
AU2003269886A1 (en) | Method of forming a raised contact for a substrate | |
AU2003240782A1 (en) | Transparent substrate comprising a conductive layer | |
AU2002336689A1 (en) | Bonding of a fluoropolymer layer to a substrate | |
AU2003291733A1 (en) | Method for modifying the surface of a polymeric substrate | |
AU2003304218A1 (en) | Method and system for fabricating multi layer devices on a substrate | |
AU2002307578A1 (en) | A method of wafer/substrate bonding | |
AU2003237399A1 (en) | Methods for transferring a layer onto a substrate | |
AU2003275583A1 (en) | Substrate having multilayer film and method for manufacturing the same | |
AU2002243473A1 (en) | Method of manufacturing thin film photovoltaic modules | |
AU2003291419A1 (en) | Method of manufacturing a multi-layered piezoelectric actuator | |
AU2003287156A1 (en) | Two-step atomic layer deposition of copper layers | |
AU2003262956A1 (en) | Method for electroless deposition of a metal layer on selected portions of a substrate | |
AU2003263069A1 (en) | A method for depositing a film on a substrate | |
AU2003213424A1 (en) | Method of depositing cvd thin film | |
AU2003297044A1 (en) | Method of forming sub-micron-size structures over a substrate | |
AU2003212349A1 (en) | Device for depositing thin layers on a substrate | |
AU2003255034A1 (en) | Method of forming insulation film on semiconductor substrate | |
AU2002321342A1 (en) | A manufacturing substrate and a method for forming it |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MK6 | Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase |