AU2002313610A1 - Pipelined processor and instruction loop execution method - Google Patents

Pipelined processor and instruction loop execution method

Info

Publication number
AU2002313610A1
AU2002313610A1 AU2002313610A AU2002313610A AU2002313610A1 AU 2002313610 A1 AU2002313610 A1 AU 2002313610A1 AU 2002313610 A AU2002313610 A AU 2002313610A AU 2002313610 A AU2002313610 A AU 2002313610A AU 2002313610 A1 AU2002313610 A1 AU 2002313610A1
Authority
AU
Australia
Prior art keywords
execution method
pipelined processor
loop execution
instruction loop
instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2002313610A
Inventor
Tomasz Konrad Skrzeszewski
Ferdinand Gustaaf Christiaan Vermeire
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Adelante Technologies BV
Original Assignee
Adelante Technologies BV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Adelante Technologies BV filed Critical Adelante Technologies BV
Publication of AU2002313610A1 publication Critical patent/AU2002313610A1/en
Abandoned legal-status Critical Current

Links

AU2002313610A 2001-08-22 2002-08-22 Pipelined processor and instruction loop execution method Abandoned AU2002313610A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP01203165.4 2001-08-22

Publications (1)

Publication Number Publication Date
AU2002313610A1 true AU2002313610A1 (en) 2003-03-10

Family

ID=

Similar Documents

Publication Publication Date Title
GB2382181B (en) Multi-thread execution method and parallel processor system
GB2381610B (en) Multi-thread execution method and parallel processor system
AU2002223824A1 (en) Instruction processor systems and methods
GB2380573B (en) Multi-thread executing method and parallel processing system
AU2002326995A1 (en) Vertical instruction and data processing in a network processor architecture
AU2003287706A8 (en) Apparatus and method for multi-threaded processors performance control
AU2003273033A1 (en) Information processor and program
GB2398412B (en) Processors and Compiling methods for Processors
AU2003253159A1 (en) Apparatus, method ,and compiler enabling processing of load immediate instructions in a very long instruction word processor
GB2376099B (en) Program instruction interpretation
AU2003286784A1 (en) Pipelined processor method and circuit
AU2003268043A1 (en) System and method for executing branch instructions in a vliw processor
AU2001245511A1 (en) Method and apparatus for enhancing the performance of a pipelined data processor
AU2002338616A1 (en) Vector processor architecture and methods performed therein
EP1411723A4 (en) Program; related information fetch system and method
GB2382887B (en) Instruction execution in a processor
GB2382672B (en) Repeated instruction execution
AU2001287737A1 (en) Processor resource scheduler and method
AU2002313610A1 (en) Pipelined processor and instruction loop execution method
AU2003263491A1 (en) Vliw processor with instruction address modification
AU2003243645A1 (en) Method and apparatus for speculative instruction execution
AU2003282553A1 (en) Processor and method for processing vliw instructions
AU2002366151A1 (en) Context execution in a pipelined computer processor
AU2002349742A1 (en) Image processing method and image processor
AU2002311825A1 (en) Data processor with enhanced instruction execution and method