AU1448297A - Key equation solver circuit and reed-solomon decoder comprising same - Google Patents

Key equation solver circuit and reed-solomon decoder comprising same

Info

Publication number
AU1448297A
AU1448297A AU14482/97A AU1448297A AU1448297A AU 1448297 A AU1448297 A AU 1448297A AU 14482/97 A AU14482/97 A AU 14482/97A AU 1448297 A AU1448297 A AU 1448297A AU 1448297 A AU1448297 A AU 1448297A
Authority
AU
Australia
Prior art keywords
reed
solomon decoder
coefficient
same
key equation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU14482/97A
Inventor
Jian-Jun Ma
Jean-Marc Marczak
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thomcast
Original Assignee
Matra Communication SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matra Communication SA filed Critical Matra Communication SA
Publication of AU1448297A publication Critical patent/AU1448297A/en
Abandoned legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13Linear codes
    • H03M13/15Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Algebra (AREA)
  • General Physics & Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Correction Of Errors (AREA)

Abstract

A Reed-Solomon decoder in which the coefficients of an error locator polynomial ( sigma u) are calculated on the basis of the values of 2t syndromes (Si) is disclosed. A calculation cell (64u) provided for each coefficient comprises two multiplier circuits, two registers for storing a coefficient of the locator polynomial and the coefficient of a related intermediate polynomial, and means for updating the coefficient values in the respective registers. The key equation is solved in 2t iterations that each comprise a first phase for calculating a prediction deviation ( DELTA k) and a second phase for updating the coefficients.
AU14482/97A 1996-01-24 1997-01-21 Key equation solver circuit and reed-solomon decoder comprising same Abandoned AU1448297A (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FR9600798 1996-01-24
FR9600798A FR2743912B1 (en) 1996-01-24 1996-01-24 KEY EQUATION RESOLUTION CIRCUIT AND REED-SOLOMON DECODER INCORPORATING SUCH A CIRCUIT
PCT/FR1997/000110 WO1997027675A1 (en) 1996-01-24 1997-01-21 Key equation solver circuit and reed-solomon decoder comprising same

Publications (1)

Publication Number Publication Date
AU1448297A true AU1448297A (en) 1997-08-20

Family

ID=9488416

Family Applications (1)

Application Number Title Priority Date Filing Date
AU14482/97A Abandoned AU1448297A (en) 1996-01-24 1997-01-21 Key equation solver circuit and reed-solomon decoder comprising same

Country Status (8)

Country Link
EP (1) EP0876710B1 (en)
JP (1) JP2000504157A (en)
AT (1) ATE184139T1 (en)
AU (1) AU1448297A (en)
CA (1) CA2244004A1 (en)
DE (1) DE69700469D1 (en)
FR (1) FR2743912B1 (en)
WO (1) WO1997027675A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU1615100A (en) 1998-11-09 2000-05-29 Broadcom Corporation Forward error corrector
GB0024808D0 (en) 2000-10-10 2000-11-22 Smithkline Beecham Plc Novel compounds

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5325373A (en) * 1986-12-22 1994-06-28 Canon Kabushiki Kaisha Apparatus for encoding and decoding reed-solomon code
JPS63186338A (en) * 1987-01-28 1988-08-01 Nec Corp Error correction circuit
US4868828A (en) * 1987-10-05 1989-09-19 California Institute Of Technology Architecture for time or transform domain decoding of reed-solomon codes
EP0496157A3 (en) * 1991-01-22 1992-08-12 International Business Machines Corporation Apparatus and method for decoding linear algebraic codes
US5414719A (en) * 1992-04-24 1995-05-09 Sharp Kabushiki Kaisha Operating circuit for galois field
JPH09507117A (en) * 1993-11-04 1997-07-15 シーラス ロジック,インコーポレイテッド Reed-Solomon decoder

Also Published As

Publication number Publication date
JP2000504157A (en) 2000-04-04
FR2743912B1 (en) 1998-04-10
EP0876710B1 (en) 1999-09-01
DE69700469D1 (en) 1999-10-07
EP0876710A1 (en) 1998-11-11
FR2743912A1 (en) 1997-07-25
CA2244004A1 (en) 1997-07-31
ATE184139T1 (en) 1999-09-15
WO1997027675A1 (en) 1997-07-31

Similar Documents

Publication Publication Date Title
US7827471B2 (en) Determining message residue using a set of polynomials
US7322004B1 (en) Efficient high-speed Reed-Solomon decoder
Morii et al. Efficient bit-serial multiplication and the discrete-time Wiener-Hopf equation over finite fields
US7096409B2 (en) Reed-solomon decoder and decoding method for errors and erasures decoding
EP0567148A2 (en) Operating circuit for galois field
JPH07312560A (en) Error correction coder, error correction decoder, data transmission system with error correction code and decoding method for error correction code
WO1999007074A3 (en) A hardware-optimized reed-solomon decoder for large data blocks
US5912905A (en) Error-correcting encoder, error-correcting decoder and data transmitting system with error-correcting codes
US8335808B2 (en) Method and apparatus for processing multiple decomposed data for calculating key equation polynomials in decoding error correction code
JPH10135848A (en) Reed-solomon coder and its method
US7353449B2 (en) Method of soft-decision decoding of Reed-Solomon codes
JPH0879094A (en) Reed-solomon decoder
AU1448297A (en) Key equation solver circuit and reed-solomon decoder comprising same
JPH07212248A (en) Calculating method for error position polynomial, and device therefor
TW341674B (en) Error correcting method and device
US5737343A (en) Circuit for localizing errors in Reed-Solomon decoders
US20030131308A1 (en) Method and apparatus for solving key equation polynomials in decoding error correction codes
US6880121B2 (en) Parallel processing syndrome calculating circuit and reed-solomon decoding circuit
Truong et al. A new decoding algorithm for correcting both erasures and errors of Reed-Solomon codes
KR100336234B1 (en) Data error correction apparatus
US20030126542A1 (en) Method and apparatus for computing reed-solomon error magnitudes
US6871315B2 (en) Decoding circuit and decoding method thereof
EP1704647A2 (en) A method of reed-solomon encoding and decoding
WO2006120691A1 (en) Galois field arithmetic unit for error detection and correction in processors
US20070011592A1 (en) Decoder architecture for Reed Solomon codes

Legal Events

Date Code Title Description
MK5 Application lapsed section 142(2)(e) - patent request and compl. specification not accepted