ATE510373T1 - Verlustloser transfer von ereignissen über taktdomänen hinweg - Google Patents

Verlustloser transfer von ereignissen über taktdomänen hinweg

Info

Publication number
ATE510373T1
ATE510373T1 AT04777149T AT04777149T ATE510373T1 AT E510373 T1 ATE510373 T1 AT E510373T1 AT 04777149 T AT04777149 T AT 04777149T AT 04777149 T AT04777149 T AT 04777149T AT E510373 T1 ATE510373 T1 AT E510373T1
Authority
AT
Austria
Prior art keywords
sending
transfer
clock domain
receiving
request signal
Prior art date
Application number
AT04777149T
Other languages
English (en)
Inventor
Otto Steinbusch
Marino Strik
Robert Degruijl
Original Assignee
Nxp Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv filed Critical Nxp Bv
Application granted granted Critical
Publication of ATE510373T1 publication Critical patent/ATE510373T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Debugging And Monitoring (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)
  • Manipulation Of Pulses (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
AT04777149T 2003-06-25 2004-06-25 Verlustloser transfer von ereignissen über taktdomänen hinweg ATE510373T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US48235703P 2003-06-25 2003-06-25
PCT/US2004/020566 WO2005002129A1 (en) 2003-06-25 2004-06-25 Lossless transfer of events across clock domains

Publications (1)

Publication Number Publication Date
ATE510373T1 true ATE510373T1 (de) 2011-06-15

Family

ID=33551981

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04777149T ATE510373T1 (de) 2003-06-25 2004-06-25 Verlustloser transfer von ereignissen über taktdomänen hinweg

Country Status (6)

Country Link
US (1) US8284879B2 (de)
EP (1) EP1676391B1 (de)
JP (1) JP2007526670A (de)
CN (1) CN100588149C (de)
AT (1) ATE510373T1 (de)
WO (1) WO2005002129A1 (de)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4841927B2 (ja) * 2005-10-20 2011-12-21 富士通株式会社 非同期伝送装置、非同期伝送方法
US7793021B2 (en) 2006-01-05 2010-09-07 Freescale Semiconductor, Inc. Method for synchronizing a transmission of information and a device having synchronizing capabilities
US20110239196A1 (en) * 2010-03-29 2011-09-29 Laurent Ichard Micro-Task Pipeline Visualization
DE102010003538A1 (de) * 2010-03-31 2011-10-06 Robert Bosch Gmbh Verfahren zur Überprüfung von Signal- und Modulaktivitäten in einem Timermodul und Timermodul
US8768652B1 (en) 2010-07-16 2014-07-01 The Mathworks, Inc. Managing dynamic state of a physical system
US8543611B1 (en) 2010-07-16 2013-09-24 Brian Mirtich Managing dynamic state of a physical system
US9201986B1 (en) 2010-07-16 2015-12-01 The Mathworks, Inc. Managing dynamic state of a physical system
US8738784B1 (en) * 2010-07-16 2014-05-27 The Mathworks, Inc. Managing dynamic state of a physical system
US8380467B1 (en) 2010-07-16 2013-02-19 The Mathworks, Inc. Representing geometry of a system in a modeling environment
US9274915B2 (en) * 2014-05-19 2016-03-01 Avago Technologies General Ip (Singapore) Pte. Ltd. Sideband logic for monitoring PCIe headers
US10788853B2 (en) * 2017-01-31 2020-09-29 Texas Instruments Incorporated Interrupt handling method and apparatus for slow peripherals
CN107678488B (zh) * 2017-11-23 2024-06-07 南京火零信息科技有限公司 一种跨时钟域事件传递的电路

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3435358A (en) 1966-06-08 1969-03-25 Anaconda Electronics Co Cable television amplifier powering
GB2262415B (en) * 1991-12-13 1995-08-16 Digital Equipment Int Handshake synchronization system
US5331669A (en) * 1992-05-06 1994-07-19 Ologic Corporation Asynchronous pulse converter
US6151310A (en) * 1994-03-24 2000-11-21 Ericsson Inc. Dividable transmit antenna array for a cellular base station and associated method
US7793261B1 (en) * 1999-10-01 2010-09-07 Stmicroelectronics Limited Interface for transferring debug information
US6681103B1 (en) 2000-08-25 2004-01-20 Sige Semiconductor Inc. On-chip image reject filter
US7168032B2 (en) * 2000-12-15 2007-01-23 Intel Corporation Data synchronization for a test access port
JP3798292B2 (ja) * 2001-10-31 2006-07-19 富士通株式会社 データ同期化回路及び通信インターフェース回路
US7187741B2 (en) 2001-10-31 2007-03-06 Nxp B.V. Clock domain crossing FIFO
DE10229129C1 (de) * 2002-06-28 2003-12-11 Advanced Micro Devices Inc Debug-Schnittstelle für einen Ereigniszeitgeber

Also Published As

Publication number Publication date
EP1676391B1 (de) 2011-05-18
WO2005002129A1 (en) 2005-01-06
CN100588149C (zh) 2010-02-03
US8284879B2 (en) 2012-10-09
EP1676391A1 (de) 2006-07-05
CN1813437A (zh) 2006-08-02
JP2007526670A (ja) 2007-09-13
US20110096880A1 (en) 2011-04-28

Similar Documents

Publication Publication Date Title
ATE510373T1 (de) Verlustloser transfer von ereignissen über taktdomänen hinweg
GB2386988B (en) Method of updating a display screen on a battery powered mobile computing device
TWI273367B (en) Method and device for calibrating monitor clocks
AU8015100A (en) Method and apparatus for disabling a clock signal within a multithreaded processor
US5844435A (en) Low power, high accuracy clock circuit and method for integrated circuits
AU2001251499A1 (en) Methods, systems, wireless terminals, and computer program products for calibrating an electronic clock using a base reference signal and a non-continuous calibration reference signal having greater accuracy than the base reference signal
ATE382898T1 (de) Aggregation von hardwareereignissen in mehrfach knotensystemen
SE0201688L (sv) Verktygshållare
JP2002175129A (ja) 時刻整合機能を持つコンピュータ及びネットワークシステム
DE60239832D1 (de) Benutzerprioritätsmodus
EP1349278A3 (de) Einschalt-Rücksetzschaltung
JPH0422227B2 (de)
SE0101064L (sv) Integrerad krets för övervakning av händelser i datorsystem
ATE287542T1 (de) Vorrichtung zur frequenzmessung
WO2002065293A8 (en) Alarm mechanism for electronic equipment
KR810000553Y1 (ko) 얼라암 부 전자시계
JPH05196703A (ja) 集積回路
JPH0285781A (ja) 電池を電源とする電気機器
JPH02117246A (ja) Ｐｃｍ入力断検出回路
JPS60126831U (ja) マイクロコンピユ−タのリセツト回路
JPS5444810A (en) Preventive system for malfunction
JPH0415594A (ja) 計時ｌｓｉ電源バックアップ方式
JPS60170790U (ja) 電池寿命報知時計
JPS6378246A (ja) 主時計装置
KR20020017017A (ko) 교환 시스템의 클럭 모니터링 장치

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties