ATE507528T1 - Erfassung von datenmaskenabbildungsinformation - Google Patents

Erfassung von datenmaskenabbildungsinformation

Info

Publication number
ATE507528T1
ATE507528T1 AT03711594T AT03711594T ATE507528T1 AT E507528 T1 ATE507528 T1 AT E507528T1 AT 03711594 T AT03711594 T AT 03711594T AT 03711594 T AT03711594 T AT 03711594T AT E507528 T1 ATE507528 T1 AT E507528T1
Authority
AT
Austria
Prior art keywords
data mask
collection
image information
mask image
data
Prior art date
Application number
AT03711594T
Other languages
English (en)
Inventor
Robert Riesenman
James Dodd
Michael Williams
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE507528T1 publication Critical patent/ATE507528T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1626—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/04—Addressing variable-length words or parts of words
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Storage Device Security (AREA)
  • Optical Communication System (AREA)
  • Holo Graphy (AREA)
  • Apparatus For Radiation Diagnosis (AREA)
  • Debugging And Monitoring (AREA)
  • Measuring Pulse, Heart Rate, Blood Pressure Or Blood Flow (AREA)
  • Television Signal Processing For Recording (AREA)
AT03711594T 2002-03-22 2003-03-13 Erfassung von datenmaskenabbildungsinformation ATE507528T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/104,837 US6801459B2 (en) 2002-03-22 2002-03-22 Obtaining data mask mapping information
PCT/US2003/007915 WO2003083665A2 (en) 2002-03-22 2003-03-13 Obtaining data mask mapping information

Publications (1)

Publication Number Publication Date
ATE507528T1 true ATE507528T1 (de) 2011-05-15

Family

ID=28040707

Family Applications (1)

Application Number Title Priority Date Filing Date
AT03711594T ATE507528T1 (de) 2002-03-22 2003-03-13 Erfassung von datenmaskenabbildungsinformation

Country Status (10)

Country Link
US (3) US6801459B2 (de)
EP (1) EP1488321B1 (de)
JP (1) JP4034738B2 (de)
KR (1) KR100692343B1 (de)
CN (1) CN100380351C (de)
AT (1) ATE507528T1 (de)
AU (1) AU2003214186A1 (de)
DE (1) DE60336894D1 (de)
TW (1) TWI297435B (de)
WO (1) WO2003083665A2 (de)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6801459B2 (en) * 2002-03-22 2004-10-05 Intel Corporation Obtaining data mask mapping information
US6826663B2 (en) * 2003-01-13 2004-11-30 Rambus Inc. Coded write masking
WO2004063906A2 (en) * 2003-01-13 2004-07-29 Rambus Inc. Coded write masking
US7363236B2 (en) * 2003-03-14 2008-04-22 Chartered Semiconductor Manufacturing Ltd. System, apparatus and method for reticle grade and pricing management
US7069533B2 (en) * 2003-03-14 2006-06-27 Chatered Semiconductor Manufacturing, Ltd System, apparatus and method for automated tapeout support
US7149827B1 (en) * 2004-02-09 2006-12-12 Altera Corporation Methods and apparatus for tristate line sharing
US7644239B2 (en) 2004-05-03 2010-01-05 Microsoft Corporation Non-volatile memory cache performance improvement
US7339837B2 (en) * 2004-05-18 2008-03-04 Infineon Technologies Ag Configurable embedded processor
US7490197B2 (en) 2004-10-21 2009-02-10 Microsoft Corporation Using external memory devices to improve system performance
US8429356B2 (en) * 2005-11-02 2013-04-23 Ati Technologies Ulc Write data mask method and system
US8914557B2 (en) 2005-12-16 2014-12-16 Microsoft Corporation Optimizing write and wear performance for a memory
US7971058B2 (en) * 2006-03-27 2011-06-28 Kyocera Corporation System and method for generating a plaintext / cyphertext database for use in device authentication
US8296565B2 (en) * 2006-03-27 2012-10-23 Kyocera Corporation Communication protocol for device authentication
US9262326B2 (en) * 2006-08-14 2016-02-16 Qualcomm Incorporated Method and apparatus to enable the cooperative signaling of a shared bus interrupt in a multi-rank memory subsystem
US8006033B2 (en) * 2008-09-09 2011-08-23 Intel Corporation Systems, methods, and apparatuses for in-band data mask bit transmission
US9032151B2 (en) 2008-09-15 2015-05-12 Microsoft Technology Licensing, Llc Method and system for ensuring reliability of cache data and metadata subsequent to a reboot
US7953774B2 (en) 2008-09-19 2011-05-31 Microsoft Corporation Aggregation of write traffic to a data store
KR20100101449A (ko) * 2009-03-09 2010-09-17 삼성전자주식회사 메모리 장치, 그것의 마스크 데이터 전송 방법 및 입력 데이터 정렬 방법
CN105474187B (zh) * 2013-09-27 2018-08-21 英特尔公司 把存储器控制器连接器映射到存储器连接器
EP3129886B1 (de) * 2014-12-14 2019-10-02 VIA Alliance Semiconductor Co., Ltd. Dynamische cacheersatzwegauswahl auf der basis von adressetikettbits
GB2548908B (en) * 2016-04-01 2019-01-30 Advanced Risc Mach Ltd Complex multiply instruction
WO2019000456A1 (zh) * 2017-06-30 2019-01-03 华为技术有限公司 传输数据掩码的方法、内存控制器、内存芯片和计算机***
US10679718B2 (en) * 2017-10-04 2020-06-09 Western Digital Technologies, Inc. Error reducing matrix generation
CN109408534A (zh) * 2018-11-02 2019-03-01 上海新炬网络信息技术股份有限公司 基于字符串唯一性与可重复性置换输出的方法

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4473878A (en) 1981-11-23 1984-09-25 Motorola, Inc. Memory management unit
EP0526114A1 (de) 1991-07-29 1993-02-03 Motorola, Inc. Adressübersetzungsverfahren und -einrichtung mit Hilfe von schutzmaskierten, indirekten Seitendeskriptoren
US5901105A (en) * 1995-04-05 1999-05-04 Ong; Adrian E Dynamic random access memory having decoding circuitry for partial memory blocks
KR100209358B1 (ko) * 1996-10-17 1999-07-15 이계철 멀티채널용 고속통신 장치 및 그 제어 방법
KR19980028402A (ko) * 1996-10-22 1998-07-15 문정환 디램(dram) 셀의 구조 및 그 제조 방법
AUPO647997A0 (en) * 1997-04-30 1997-05-22 Canon Information Systems Research Australia Pty Ltd Memory controller architecture
US6185454B1 (en) * 1998-04-29 2001-02-06 Medtronic, Inc. Power consumption reduction in medical devices employing just-in-time voltage control
US6185645B1 (en) * 1998-06-08 2001-02-06 Micron Electronics, Inc. Method for removing power and signals from an inadvertently swapped bus card
US6185654B1 (en) 1998-07-17 2001-02-06 Compaq Computer Corporation Phantom resource memory address mapping system
US6801459B2 (en) * 2002-03-22 2004-10-05 Intel Corporation Obtaining data mask mapping information
US6826663B2 (en) * 2003-01-13 2004-11-30 Rambus Inc. Coded write masking

Also Published As

Publication number Publication date
JP2005521176A (ja) 2005-07-14
AU2003214186A1 (en) 2003-10-13
CN100380351C (zh) 2008-04-09
EP1488321A2 (de) 2004-12-22
TW200402628A (en) 2004-02-16
CN1653434A (zh) 2005-08-10
TWI297435B (en) 2008-06-01
KR20040093180A (ko) 2004-11-04
US6925013B2 (en) 2005-08-02
US6952367B2 (en) 2005-10-04
EP1488321B1 (de) 2011-04-27
US20030179605A1 (en) 2003-09-25
US6801459B2 (en) 2004-10-05
DE60336894D1 (de) 2011-06-09
WO2003083665A3 (en) 2003-12-18
KR100692343B1 (ko) 2007-03-09
WO2003083665A2 (en) 2003-10-09
AU2003214186A8 (en) 2003-10-13
US20040093471A1 (en) 2004-05-13
JP4034738B2 (ja) 2008-01-16
US20040165446A1 (en) 2004-08-26

Similar Documents

Publication Publication Date Title
ATE507528T1 (de) Erfassung von datenmaskenabbildungsinformation
DE60315434D1 (de) Zertifikatinformationsspeichersystem und verfahren
ES2498096T3 (es) Esquema de control de sistema de memoria Flash
AR024926A1 (es) Metodo y aparato para seguridad y recuperacion de datos en un dispositivo portatil de datos.
ATE300784T1 (de) Datenschreibvorrichtung, datenschreibverfahren und programm
EP1197868A3 (de) Verfahren zur Wiederabbildung in einem Flashspeicher und dafür geeignete Flashspeicherarchitektur
EP1217524A3 (de) Verfahren und System zur Freihaltung von Speicherblöcken in einem Festkörperspeichergerät
GB2379538A (en) Non-volatile cache
EE200200200A (et) Portatiivne andmesalvestusseade
TW200617663A (en) Storage device and host apparatus
TW200508862A (en) Implementation of memory access control using optimizations
WO2006030966A3 (en) File storage device, host apparatus, method of formatting nonvolatile semiconductor memory, and method of writing data in nonvolatile semiconductor memory
TW200609735A (en) Volatile storage based power loss recovery mechanism
ATE557399T1 (de) Lese- und löschverifikationsverfahren und schaltungen mit eignung für nichtflüchtige niederspannungsspeicher
DE60121827D1 (de) Vorrichtung und verfahren zur wiedergewinnung von daten
EP1424244A3 (de) Datenzugriffsverfahren und Datenzugriffsvorrichtung zum Zugreifen auf Daten einer Bordinformationseinrichtung
CA2469682A1 (en) Cache operation with non-cache memory
DE10196054T1 (de) Zugreifen auf Dateidaten, die in nicht-flüchtigen reprogrammierbaren Halbleiterspeichern gespeichert sind
EP1353147A3 (de) Navigationsvorrichtung
TW200601041A (en) Non-volatile memory and method with control data management
DE50104704D1 (de) Verfahren zur virtuellen vergrösserung des stacks eines tragbaren datenträgers
EP1872256A4 (de) System und verfahren zur abfallbehandlung
GB0327571D0 (en) A memory dump of a computer system
EP1139211A3 (de) Navigationssystem
DE602005017360D1 (de) Fifo-speicherbaustein mit nichtflüchtiger speicherstufe

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties