ATE182229T1 - Multi-bit blockweises schreiben in einem dynamischen direktzugriffsspeicher - Google Patents
Multi-bit blockweises schreiben in einem dynamischen direktzugriffsspeicherInfo
- Publication number
- ATE182229T1 ATE182229T1 AT96913990T AT96913990T ATE182229T1 AT E182229 T1 ATE182229 T1 AT E182229T1 AT 96913990 T AT96913990 T AT 96913990T AT 96913990 T AT96913990 T AT 96913990T AT E182229 T1 ATE182229 T1 AT E182229T1
- Authority
- AT
- Austria
- Prior art keywords
- write register
- bit
- blockwise
- write
- random access
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/103—Read-write modes for single port memories, i.e. having either a random port or a serial port using serially addressed read-write data registers
- G11C7/1033—Read-write modes for single port memories, i.e. having either a random port or a serial port using serially addressed read-write data registers using data registers of which only one stage is addressed for sequentially outputting data from a predetermined number of stages, e.g. nibble read-write mode
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/439,358 US5559749A (en) | 1995-05-11 | 1995-05-11 | Multi-bit block write in a random access memory |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE182229T1 true ATE182229T1 (de) | 1999-07-15 |
Family
ID=23744398
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT96913990T ATE182229T1 (de) | 1995-05-11 | 1996-05-10 | Multi-bit blockweises schreiben in einem dynamischen direktzugriffsspeicher |
Country Status (8)
Country | Link |
---|---|
US (2) | US5559749A (de) |
EP (1) | EP0826216B1 (de) |
JP (1) | JP4032102B2 (de) |
KR (1) | KR100306015B1 (de) |
AT (1) | ATE182229T1 (de) |
AU (1) | AU5679196A (de) |
DE (1) | DE69603275T2 (de) |
WO (1) | WO1996036052A2 (de) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08212132A (ja) * | 1995-02-07 | 1996-08-20 | Mitsubishi Electric Corp | 記憶装置 |
US5657289A (en) * | 1995-08-30 | 1997-08-12 | Micron Technology, Inc. | Expandable data width SAM for a multiport RAM |
US6011727A (en) * | 1998-08-26 | 2000-01-04 | Micron Technology, Inc. | Block write circuit and method for wide data path memory devices |
US6445641B1 (en) * | 1999-09-02 | 2002-09-03 | G-Link Technology | Memory device with time shared data lines |
US6256253B1 (en) * | 2000-02-18 | 2001-07-03 | Infineon Technologies North America Corp. | Memory device with support for unaligned access |
KR100855861B1 (ko) * | 2005-12-30 | 2008-09-01 | 주식회사 하이닉스반도체 | 비휘발성 반도체 메모리 장치 |
KR101796116B1 (ko) | 2010-10-20 | 2017-11-10 | 삼성전자 주식회사 | 반도체 장치, 이를 포함하는 메모리 모듈, 메모리 시스템 및 그 동작방법 |
US11581035B2 (en) * | 2021-02-24 | 2023-02-14 | Micron Technology, Inc. | Systems, devices, and methods for efficient usage of IO section breaks in memory devices |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0793002B2 (ja) * | 1987-06-04 | 1995-10-09 | 日本電気株式会社 | メモリ集積回路 |
US4807189A (en) * | 1987-08-05 | 1989-02-21 | Texas Instruments Incorporated | Read/write memory having a multiple column select mode |
US4891794A (en) * | 1988-06-20 | 1990-01-02 | Micron Technology, Inc. | Three port random access memory |
US5235545A (en) * | 1991-03-29 | 1993-08-10 | Micron Technology, Inc. | Memory array write addressing circuit for simultaneously addressing selected adjacent memory cells |
US5282177A (en) * | 1992-04-08 | 1994-01-25 | Micron Technology, Inc. | Multiple register block write method and circuit for video DRAMs |
US5311478A (en) * | 1992-08-18 | 1994-05-10 | Micron Technology, Inc. | Integrated circuit memory with asymmetric row access topology |
US5323350A (en) * | 1992-08-18 | 1994-06-21 | Micron Technologies, Inc. | Integrated circuit memory with dual P-sense amplifiers associated with each column line |
US5394172A (en) * | 1993-03-11 | 1995-02-28 | Micron Semiconductor, Inc. | VRAM having isolated array sections for providing write functions that will not affect other array sections |
EP0677199A4 (de) * | 1993-10-29 | 1998-01-14 | Sun Microsystems Inc | Verfahren und vorrichtung zur erzeugung von operationen fur ein rasterpuffer ohne zeilenadressabtastzyklus. |
US5504855A (en) * | 1993-10-29 | 1996-04-02 | Sun Microsystems, Inc. | Method and apparatus for providing fast multi-color storage in a frame buffer |
-
1995
- 1995-05-11 US US08/439,358 patent/US5559749A/en not_active Expired - Lifetime
-
1996
- 1996-05-10 JP JP53429796A patent/JP4032102B2/ja not_active Expired - Fee Related
- 1996-05-10 DE DE69603275T patent/DE69603275T2/de not_active Expired - Lifetime
- 1996-05-10 KR KR1019970708009A patent/KR100306015B1/ko not_active IP Right Cessation
- 1996-05-10 AU AU56791/96A patent/AU5679196A/en not_active Abandoned
- 1996-05-10 EP EP96913990A patent/EP0826216B1/de not_active Expired - Lifetime
- 1996-05-10 AT AT96913990T patent/ATE182229T1/de not_active IP Right Cessation
- 1996-05-10 WO PCT/US1996/006709 patent/WO1996036052A2/en not_active Application Discontinuation
- 1996-09-23 US US08/717,712 patent/US6021084A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JP4032102B2 (ja) | 2008-01-16 |
US6021084A (en) | 2000-02-01 |
EP0826216A2 (de) | 1998-03-04 |
KR100306015B1 (ko) | 2001-11-15 |
KR19990014668A (ko) | 1999-02-25 |
JPH10513596A (ja) | 1998-12-22 |
DE69603275T2 (de) | 1999-11-04 |
WO1996036052A3 (en) | 1997-01-09 |
AU5679196A (en) | 1996-11-29 |
WO1996036052A2 (en) | 1996-11-14 |
US5559749A (en) | 1996-09-24 |
EP0826216B1 (de) | 1999-07-14 |
DE69603275D1 (de) | 1999-08-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0264893A3 (de) | Halbleiterspeicher | |
ATE511144T1 (de) | Mikro-tile-speicherschnittstelle | |
KR900006318B1 (en) | Gate array intergrated circuit device and method thereof for various bit-word construstions | |
DE69330240D1 (de) | Dynamischer Speicher mit wahlfreiem Zugriff mit Parallelprüfmodus zur Erzeugung beliebiger Testmuster | |
DE69526431D1 (de) | Eine synchrone nand-dram-speicherarchitektur | |
KR980011414A (ko) | 랜덤 액세스 메모리 | |
KR920018757A (ko) | 메모리 셀 어레이 분할형 반도체 기억 장치 | |
JP2646972B2 (ja) | 多ビットメモリ | |
KR930020678A (ko) | 반도체 기억 장치 | |
KR900006220B1 (en) | Semiconductor memory device | |
US5946262A (en) | RAM having multiple ports sharing common memory locations | |
ATE182229T1 (de) | Multi-bit blockweises schreiben in einem dynamischen direktzugriffsspeicher | |
US6452848B1 (en) | Programmable built-in self test (BIST) data generator for semiconductor memory devices | |
WO2006017461A2 (en) | Byte enable logic for memory | |
KR890002773A (ko) | 디지탈 비데오 신호의 기억 장치 및 그 방법 | |
MY103962A (en) | Multiport memory | |
KR940022584A (ko) | 랜덤 억세스 메모리 | |
US5896339A (en) | Multi-bit block write in a random access memory | |
KR900017171A (ko) | 반도체집적회로 | |
US6587373B2 (en) | Multilevel cell memory architecture | |
KR910006982A (ko) | 멀티포트 · 랜덤 · 액세스 · 메모리(multiport · random · access · memorry) | |
RU2089012C1 (ru) | Базовый матричный кристалл оперативного запоминающего устройства | |
US20080008023A1 (en) | Memory device, and method for operating a memory device | |
JPS6476496A (en) | Semiconductor memory device | |
JPH03250491A (ja) | 半導体記憶装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |