WO2011100738A1 - Single phase multilevel inverter - Google Patents
Single phase multilevel inverter Download PDFInfo
- Publication number
- WO2011100738A1 WO2011100738A1 PCT/US2011/024864 US2011024864W WO2011100738A1 WO 2011100738 A1 WO2011100738 A1 WO 2011100738A1 US 2011024864 W US2011024864 W US 2011024864W WO 2011100738 A1 WO2011100738 A1 WO 2011100738A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- cell
- node
- inverter
- source
- series
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/483—Converters with outputs that each can have more than two voltages levels
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0095—Hybrid converter topologies, e.g. NPC mixed with flying capacitor, thyristor converter mixed with MMC or charge pump mixed with buck
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/483—Converters with outputs that each can have more than two voltages levels
- H02M7/4835—Converters with outputs that each can have more than two voltages levels comprising two or more cells, each including a switchable capacitor, the capacitors having a nominal charge voltage which corresponds to a given fraction of the input voltage, and the capacitors being selectively connected in series to determine the instantaneous output voltage
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/483—Converters with outputs that each can have more than two voltages levels
- H02M7/4837—Flying capacitor converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/483—Converters with outputs that each can have more than two voltages levels
- H02M7/49—Combination of the output voltage waveforms of a plurality of converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/493—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode the static converters being arranged for operation in parallel
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/483—Converters with outputs that each can have more than two voltages levels
- H02M7/487—Neutral point clamped inverters
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49105—Switch making
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49128—Assembling formed circuit to base
Definitions
- the invention relates generally to DC to ac inverters. More specifically, the invention relates to methods and systems for multilevel inverters having a simplified topology.
- Multilevel power conversion has rapidly grown in the field of power enqineerinq for the applications of medium voltage ac drive, Flexible AC Transmission System (FACTS) devices, Medium Voltage DC (MVDC) transmission, and High
- HVDC Voltage DC
- Topological.lv a. multilevel structure can be considered as an ac voltage synthesizer realized from multiple discrete DC voltage sources. Multiple, equal DC sources are required. Multilevel inverters provide an ac output waveform at discrete voltage levels. The more steps or levels generate a. smoother sinusoidal waveform and reduce the amount of output filtering. Practically, it is a trade-off to select the number of levels considering the converter complexity and filter requirements. By optimizing the angles and heights of steps, certain lower order harmonics can be cancelled. In addition, the harmonics spectrum can be reduced by using Pulse Width Modulation (PWM) techniques at each level.
- PWM Pulse Width Modulation
- FIGs . 1A and IB show prior art half-bridge and full-bridge diode-clamped or neutral-point-clamped (NPC) inverters.
- FIGs. 2A and 2B show prior art half-bridge and full-bridge capacitor-clamped or flying-capacitor inverters.
- FIG. 3 s ows a. prior art cascaded H-bridge inverter with separate dc supplies and an ac output at nodes A and B .
- the diode-clamped multilevel converter is the most widely used inverter topology. However, this topology is cumbersome to implement for levels beyond five. [0008] There is a need for a simplified inverter topology that allows for levels greater than five.
- embodiments provide a full-bridge topology using unidirectional and bidirectional controlled switching interconnections. Since the ac output is obtained differentially, the required amount of DC sources can be reciuced by ha1 f .
- Embodiments provide a class of single phase multilevel inverter topologies using a full-bridge approach with
- split-rail dc inputs are less, and the required power switch number can be reduced, by removing redundant switching states.
- the number of output levels may be increased in the proposed generalized, multilevel structure.
- One aspect of the invention provides a method for a single phase inverter topology.
- Methods according to this aspect of the invention comprise selecting a number of desired inverter output levels m , where m>5, is an integer and an odd number, determining a number of equal DC sources n , where m— ⁇
- the source series has a first DC source that defines a positive node P and a last DC source that defines a negative node N , defining one or more source series nodes between each DC source in the source series wherein the source series node after the first DC source that defines a positive node P is the first source series node and the source series node before the last DC source that defines a negative node N is the last source series node, determining a number of unidirectional controlled switches ucs , assembling one or more inverter cells, wherein an inverter cell comprises six unidirectional ucs
- unidirectional controlled switches for each inverter cell as two bidirectional controlled switches, for each inverter cell, coupling two bidirectional controlled switches together forming a cell series node and coupling the other terminal of each bidirectional controlled switch to the emitter terminal of one unidirectional controlled switch forming two cell nodes, coupling the cell series node of a cell to the first source series node and coupling the collector terminals of the cell's two unidirectional controlled switches to the node P , for each remaining inverter cell, coupling the cell series node to a following source series node and coupling each unidirectional controlled switch's collector terminal to a respective cell node of a previous inverter cell, and coupling the emitter terminal for each of the two remaining
- unidirectional controlled switches to the node N and coupling the each collector terminal to a respective cell node of the last inverter cell.
- Another aspect of the invention is a single phase inverter topology method.
- bidirectional controlled switches for each inverter cell, coupling two bidirectional controlled switches together forming a cell series node and coupling the other terminal of each bidirectional controlled switch to the emitter terminal of one unidirectional controlled switch forming two cell nodes, coupling the cell series node of a first inverter cell to the last source series node and coupling the emitter terminal for each of the two remaining unidirectional
- FIG. 1A is a prior art half -bridge diode-clamped
- FIG, IB is a prior art full-bridge diode-clamped
- FIG. 2A is a prior art half-bridge flying-capacitor
- FIG. 2B is a prior art full-bridge flying-capacitor 5-level inverter topology.
- FIG. 3 is a prior art cascaded H-bridge 5-level inverter topo1ogy .
- FIG, 4 is a prior art modular 5-level inverter
- FIG. 5A is an exemplary 5-level inverter topology with a full number of power semiconductor switches.
- FIG. 5B is an exemplary s-level inverter topology with a reduced number of power semiconductor switches.
- r ' IG. 6A is a table showing the power switching for the full topology 5-level inverter in FIG, 5A.
- FIG. 6B is a table showing the power switching for the reduced topology 5-level inverter in FIG. 5B.
- FIG. 7 is an exemplary plot of the power switching and V AB output for the reduced topology 5-level inverter in FIG. 5B.
- FIG. 8 is an exemplary plot of capacitor voltage and Vac output for the reduced topology 5-level inverter in FIG. 5B under light load.
- FIG. 9 is an exemplary plot of capacitor voltage and Vac output for the reduced topology 5-level inverter in FIG. 5B under heavy load.
- FIG. 10A is an exemplary 7-level inverter with ac output from the last inverter cell in full (left) and reduced (right) topologies .
- FIG. 10B is an exemplary 7-level inverter with ac output from the first inverter cell in full (left) and reduced. ( right ) topo1ogies .
- FIG. 11 is an exemplary 9-level inverter with ac output from the second inverter cell in full (left) and reduced
- FIG. 12 is a table showing the power switching for the 7-level full (left) and reduced (right) topologies in FIG. 10B,
- FIG. 13 is a table comparing the number of switching- devices for full and reduced embodiment topologies and the prior art.
- FIG. 14 is a table comparing the number of components between embodiments and the prior art.
- FIG. 15 is a multilevel inverter topology method.
- FIG. 16 is an exemplary inverter cascading topology.
- FIG. 17 is an exemplary output plot of two cascaded 5-level inverters.
- connection and “coupled” are used broadly and encompass both direct and indirect connecting, and coupling. Further, “connected” and “coupled” are not
- Embodiments of the invention provide methods, system, frameworks, and a computer-usable medium storing
- the invention may be deployed as software as an application program tangibly embodied on a program storage device.
- the application code for execution can reside on a plurality of different types of computer readable media known to those skilled in the art.
- FIG. 5A shows a 5-leveI single phase inverter topology with ac obtained between differential output nodes A and B .
- the 5-level inverter comprises four unidirectional controlled switches 5, , S 2 f S 3 , S 4 , two bidirectional controlled switches
- IGBTs Insulated-Gate Bipolar Transistors
- An IGBT is a three-terminal power semiconductor device having an isolated Field Effect
- the power semiconductor devices can also be Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs) , Integrated Gate-Commutated Thyristors (IGCTs) , Gate Turn-Off Thyristors (GTOs) , or other types.
- MOSFETs Metal-Oxide-Semiconductor Field-Effect Transistors
- IGCTs Integrated Gate-Commutated Thyristors
- GTOs Gate Turn-Off Thyristors
- the IGBT emitter is equivalent to a MOSFET source, or an IGCT or GTO anode.
- the IGBT collector is equivalent to a MOSFET drain or an IGCT or GTO cathode.
- the unidirectional controlled switches are treated as two terminal (collector-emitter) devices.
- S 2 , S ⁇ , S 4 the anode of the
- a bidirectional controlled switch can be formed by coupling together the emitters of two unidirectional controlled switches.
- the two DC sources —V , —V may be two discrete DC supplies or two capacitors (C l , C 1 ) , which split one common DC supply ⁇ V) across nodes P and N into two discrete DC supplies in series.
- the total number of unidirectional and bidirectional controlled switches (six) is the same as used in a prior art 5-level topology.
- the neutral ground, node O can be positioned flexibly since 0 Vac is obtained differentially and not by clamping to a neutral .
- a and B can be switched using the four unidirectional controlled switches S x , S 2 , , S 4 and two bidirectional controlled switches S 5 , S 6 to connect to the positive P , common O , and negative N DC nodes (potentials) ,
- FIG. 6A shews a table listing all combinations of switch S Formula states that generate a 5-level sinusoid ⁇ V AB ⁇ at output nodes A and B . At any time, only two switches are required to be closed to output a specific voltage level. The redundant switching choices can be alternated cycle by cycle to balance the DC source voltage sharing and utilization.
- FIG. 5B s ows a 5-level inverter topology using four unidirectional (5',, S, , S 3 , S 4 ) and one bidirectional (S 6 ) controlled switches. The required output voltage levels are still achieved with the removal of one bidirectional
- FIG. 6B shows a table listing all combinations of the switch S i:
- FIG. 7 snows the switch conduction states 5, , S 2 , S, , S 4 , S 6 and resultant output ac topology 5-level inverter shown in FIG . 5B.
- FIGs . 8 and 9 plot the DC sources ⁇ F , ⁇ F , configured as capacitors C, , C 2 (with one common DC supply (v) across nodes P and N ) , their voltages V a , V a under different ac load conditions (top plots) and an observed ac waveform generated (bottom plots) .
- FIG. 8 shows that when capacitors C. and C 2 are large enough
- the output (lower plot) V AB waveform (stepped line) will be odd-symmetric and mirror-symmetric, which eliminates the DC component and all even-order harmonics.
- the proper angle for each level of the 5-level inverter is chosen to satisfy
- PWM Pulse Width Modulation
- Embodiments are scaleable and allow for the number of inverter output levels to be increased by adding split-rail DC sources and inverter cells (unidirectional and bidirectional contro11ed switches) .
- FIGs. 10A and 10B show 7-level inverters having full topologies with three equal DC sources (C) , six
- the ac output may be obtained either across the last inverter cell (across cell nodes A and B , FIG. 10A) or the first inverter cell (across cell nodes A and B , FIG. 10B) .
- FIGs. 10A and 10B show a reduction in the total number of unidirectional controlled switches from six to four and a reduction in the number of bidirectional controlled switches from four to two
- FIG. 11 shows a similar reduction for a 9-level inverter.
- FIG. 12 shows a table listing all combinations of the switch states for both, full and reduced. 7-level inverter topologies shown in FIG. 10B.
- Embodiments provide a method to arrive at the number of DC sources, and the number of unidirectional and
- FIG. 13 shows a table comparing different inverter levels and their required number of switching devices.
- a 13-level inverter would require six split-rail DC sources.
- each DC source is available.
- the connections to some DC sources are omitted.
- the maximum reduction of switching elements is twelve arriving at a minimum number of twenty.
- FIG. 14 is a. table comparing the number of electrical components used in multilevel embodiment topologies with prior art multilevel inverter topologies.
- FIG. 13 shows that full topology embodiments are not desirable in terms of switch number, while reduced topology embodiments offer a substantial reduction in switches.
- the reverse blocking voltages of different semiconductor switches can be asymmetrical because some switches are across higher DC voltages than other switches. Additionally, using less split-rail DC sources, the voltage stress of switches is higher compared to the same level conventional topology.
- FIG. 15 shows a method for arriving at full and reduced multilevel inverter topology embodiments .
- a desired number of inverter output levels m is selected, where m > 5 , is an integer and an odd number (step 1501) .
- the number of DC sources n in series is determined based on the output levels
- the DC sources n may be n equal discrete DC supplies or n equal capacitors splitting a common DC supply (step 1503) .
- n DC sources are coupled together in series (where the DC sources add together) and define a positive node P at the first DC source positive end, a negative node N at the last DC source negative end and one or more series source nodes at each DC source series coupling beginning with a first series source node after the first DC source (steps 1505, 1507) . If n capacitors are used, one common DC supply (v) is coupled across the nodes P and N .
- a number of unidirectional controlled switches ucs is determined depending on whether a full (steps 1509, 1513) or reduced (steps 1509, 1511) inverter topology is desired.
- FIG. 13 shows the relationships of the full and reduced inverter topology unidirectional controlled switch requirements. From the total number ucs of unidirectional control switches, inverter cells are asserab1ed . [0067] An inverter cell comprises two unidirectional
- coritro11ed switches and two bidirectiona1 contro11ed s itches .
- An inverter cell therefore requires six unidirectional
- bidirectional controlled switch comprises two unidirectional controlled switches coupled together, emitter-to-emit er.
- bidirectional controlled switch is coupled to the emitter terminal of one unidirectional controlled switch, forming two cell nodes (step 1517) .
- Each inverter cell therefore has one cell series node and two cell nodes,
- Each inverter cell series node is coupled to a source series node.
- the first source series node is coupled to the cell series node for a cell and the collector terminals of that cell's two unidirectional controlled, switches are coupled, to the node P (step 1519) .
- the cell series node for a cell is coupled to a following source series node, and. each unidirectional controlled
- switch's collector terminal is coupled to a respective cell node of a previous inverter cell (step 1521) .
- the emitter terminal for each, of the two remaining unidirectional controlled, switches is coupled to the node N and each collector terminal is coupled, to a respective cell node of the last inverter cell (step 1523) .
- the ac output may ⁇ be taken differentially across two series bidirectional controlled switches in one inverter cell (step 1525) , or from two cell nodes, where each cell node is in a. different inverter cell and. the ac obtained differentially across two bidirectional controlled switches where one or more DC sources may interpose the two bidirectional controlled switches (step 1527) .
- the last source series node is coupled to a cell series node for first cell and the emitter terminals of the cell' s two unidirectional controlled s-witches are coupled to the node N .
- the cell series node for a cell is coupled to a preceding source series node, and each, unidirectional controlled switch' s emitter terminal is coupled to a respective cell node of a previous inverter cell.
- the collector terminal for each of the two remaining unidirectional controlled switches is coupled to the node P and. each emitter terminal is coupled to a respective cell node of the last inverter cell.
- FIG. 16 shows three or more 5-level inverters inverter 1, inverter 2, inverter x coupled together in a series cascade.
- the symbology indicates inverter unidirectional controlled switches and bidirectional controlled switches used in the topology.
- the cascaded topology defines two output nodes A C and B c across the entire cascade.
- Each individual inverter inverter 1, inverter 2, inverter x used in a cascade has two
- FIG. 17 shows plots for two 5-level inverters inverter 1 A , B, F inverter 2 A 2 > B 2 and a plot of their cascaded output A C , B C over one cycle (2 ⁇ ) .
- the individual DC sources V in inverter 1 and inverter 2 add depending when their DC sources are switched ⁇ a a 2 > c j ,c A ,..) during the cycle. All of the DC sources used in one inverter are equal and each inverter' s DC sources are isolated from another inverter's DC sources. However, each individual inverter in a cascade may have DC source voltages that are different from another inverter in the cascade, and inverter levels can be different from one another .
- the cascade topology reduces the voltage and current limitations of the power semiconductors used, and with increasing inverter levels, the output approaches a pure sinusoidal ac waveform exhibiting low distortion without requiring passive filtering components.
- Embodiments are single phase multilevel inverter topologies using a full-bridge approach with bidirectional interconnections. Compared to prior art diode- clamped or flying-capacitor multilevel topologies, the required
- split-rail DC sources are less, and the number of required power switches can be reduced by removing redundant switching states.
- Embodiments can be applied to solar photovoltaics (micro-inverters) and energy storage (multiple battery cells) applications.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Inverter Devices (AREA)
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2011800095627A CN102763316A (en) | 2010-02-15 | 2011-02-15 | Single phase multilevel inverter |
US13/522,419 US9009956B2 (en) | 2010-02-15 | 2011-02-15 | Single phase inverter topology method |
EP20110711168 EP2537245A1 (en) | 2010-02-15 | 2011-02-15 | Single phase multilevel inverter |
CA2789705A CA2789705A1 (en) | 2010-02-15 | 2011-02-15 | Single phase multilevel inverter |
IN6603DEN2012 IN2012DN06603A (en) | 2010-02-15 | 2011-02-15 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US30453810P | 2010-02-15 | 2010-02-15 | |
US61/304,538 | 2010-02-15 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2011100738A1 true WO2011100738A1 (en) | 2011-08-18 |
Family
ID=44170475
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2011/024864 WO2011100738A1 (en) | 2010-02-15 | 2011-02-15 | Single phase multilevel inverter |
Country Status (7)
Country | Link |
---|---|
US (1) | US9009956B2 (en) |
EP (1) | EP2537245A1 (en) |
KR (1) | KR20120117940A (en) |
CN (1) | CN102763316A (en) |
CA (1) | CA2789705A1 (en) |
IN (1) | IN2012DN06603A (en) |
WO (1) | WO2011100738A1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102510231A (en) * | 2011-11-05 | 2012-06-20 | 山东电力研究院 | Diode clamp type five-level photovoltaic inverter and power supply system using the same |
EP2747268A1 (en) * | 2012-12-18 | 2014-06-25 | General Electric Company | Voltage source current controlled multilevel power converter |
FR3022090A1 (en) * | 2014-06-04 | 2015-12-11 | Bosch Gmbh Robert | INVERTER CIRCUIT AND ITS MANAGEMENT METHOD |
WO2016150633A1 (en) * | 2015-03-24 | 2016-09-29 | Siemens Aktiengesellschaft | Converter module for a multi-level energy converter |
CN110572063A (en) * | 2019-08-28 | 2019-12-13 | 郑州大学 | Asymmetric input multi-level converter and control method |
US11005388B2 (en) | 2019-02-28 | 2021-05-11 | sonnen, Inc. | Single-phase multi-level asymmetric inverter with AC-bypass and asymmetric modulation strategy |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103078541B (en) * | 2013-01-17 | 2016-01-13 | 哈尔滨工业大学 | The Five-level voltage source inverter simplified |
US9941813B2 (en) | 2013-03-14 | 2018-04-10 | Solaredge Technologies Ltd. | High frequency multi-level inverter |
KR101769176B1 (en) * | 2013-04-10 | 2017-08-17 | 엘에스산전 주식회사 | Multi-level inverter system |
EP3050206A1 (en) | 2013-09-23 | 2016-08-03 | Siemens Aktiengesellschaft | A new four-level converter cell topology for cascaded modular multilevel converters |
CN103490656B (en) * | 2013-10-10 | 2015-09-09 | 哈尔滨工业大学 | Based on the carrier modulating method of four electrical level inverter topological structures of H bridge |
US9331068B2 (en) * | 2013-10-30 | 2016-05-03 | United Silicon Carbide, Inc. | Hybrid wide-bandgap semiconductor bipolar switches |
US9318974B2 (en) | 2014-03-26 | 2016-04-19 | Solaredge Technologies Ltd. | Multi-level inverter with flying capacitor topology |
JP6195202B2 (en) * | 2014-05-29 | 2017-09-13 | パナソニックIpマネジメント株式会社 | Power converter and power conditioner using the same |
WO2016040828A1 (en) * | 2014-09-11 | 2016-03-17 | The University Of North Carolina At Charlotte | Multi-level inverter |
US9923484B2 (en) | 2014-10-31 | 2018-03-20 | Ecole De Technologie Superieure | Method and system for operating a multilevel electric power inverter |
US10732685B2 (en) * | 2015-02-27 | 2020-08-04 | Ge Energy Power Conversion Technology Limited | System and method for operating power converters |
KR102009510B1 (en) * | 2015-04-09 | 2019-08-13 | 엘에스산전 주식회사 | Multi level inverter |
CN105305861B (en) * | 2015-10-26 | 2019-04-30 | 东南大学 | A kind of cascaded multilevel inverter |
DE112016006420T5 (en) * | 2016-02-12 | 2018-11-15 | Abb Schweiz Ag | SUBMODULE OF A CASCADED POWER SUPPLY |
CN106787922B (en) * | 2016-12-23 | 2019-08-27 | 华为技术有限公司 | Current transformer |
CN106602913B (en) * | 2016-12-23 | 2019-03-29 | 南京航空航天大学 | A kind of nine level inverse conversion topological circuits |
SG11201912049PA (en) | 2017-06-12 | 2020-01-30 | Tae Technologies Inc | Multi-level multi-quadrant hysteresis current controllers and methods for control thereof |
CN109120171B (en) * | 2017-06-22 | 2021-10-29 | 丰郅(上海)新能源科技有限公司 | Multi-level inverter system for generating power frequency alternating current under control of high-frequency switch |
KR101952769B1 (en) | 2018-02-28 | 2019-02-27 | 동우 화인켐 주식회사 | Touch sensor |
KR20190109313A (en) | 2018-03-17 | 2019-09-25 | 이재권 | Multilevel Inverters and Driving Methods Thereof |
US10972016B2 (en) * | 2018-10-24 | 2021-04-06 | Solaredge Technologies Ltd. | Multilevel converter circuit and method |
US20220416685A1 (en) * | 2019-11-27 | 2022-12-29 | Wayne State University | Single-phase seven-level inverter |
US11070141B2 (en) * | 2019-12-23 | 2021-07-20 | King Abdulaziz University | Hybrid multilevel inverter topology with reduced switch count and dc voltage sources |
WO2021159219A1 (en) * | 2020-02-14 | 2021-08-19 | Ecole De Technologie Superieure | Three-phase multilevel electric power converter |
CN111884534A (en) * | 2020-07-13 | 2020-11-03 | 广东工业大学 | Multi-level boost inverter circuit based on switch capacitor and flying capacitor |
US10965221B1 (en) * | 2020-09-01 | 2021-03-30 | King Abdulaziz University | Switched capacitor based boost inverter topology with a higher number of levels and higher voltage gain |
US11159095B1 (en) * | 2020-11-12 | 2021-10-26 | King Abdulaziz University | 11-level boost active neutral point clamped inverter topology with higher voltage gain |
KR102633213B1 (en) * | 2021-04-22 | 2024-02-05 | 엘에스일렉트릭(주) | Dc-dc converter |
CN113141124B (en) * | 2021-05-24 | 2022-04-01 | 广东工业大学 | Capacitor-free thirteen-level inverter circuit |
EP4106176A1 (en) * | 2021-06-18 | 2022-12-21 | B&R Industrial Automation GmbH | Method of operating a flying capacitor multi-level converter |
WO2023080793A1 (en) * | 2021-11-05 | 2023-05-11 | Hagal Technology AS | A circuit module for controlling a plurality of energy cell units |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1625037A (en) * | 2004-12-10 | 2005-06-08 | 华中科技大学 | Cascad multi-level inverter |
CN100386959C (en) * | 2004-12-16 | 2008-05-07 | 西安交通大学 | Five-level high-frequency DC. converter |
EP2342807B1 (en) * | 2008-09-24 | 2015-03-18 | SMA Solar Technology AG | Converter with at least one normally-on switch |
CA2655007C (en) * | 2009-02-20 | 2017-06-27 | Queen's University At Kingston | Photovoltaic cell inverter |
BR112012027568A2 (en) * | 2010-04-26 | 2016-08-02 | Univ Kingston | power converter, micro inverter, power generator system and method for obtaining power from a power generator |
US8279649B2 (en) * | 2010-10-11 | 2012-10-02 | Solarbridge Technologies, Inc. | Apparatus and method for controlling a power inverter |
US8503200B2 (en) * | 2010-10-11 | 2013-08-06 | Solarbridge Technologies, Inc. | Quadrature-corrected feedforward control apparatus and method for DC-AC power conversion |
-
2011
- 2011-02-15 US US13/522,419 patent/US9009956B2/en not_active Expired - Fee Related
- 2011-02-15 IN IN6603DEN2012 patent/IN2012DN06603A/en unknown
- 2011-02-15 CN CN2011800095627A patent/CN102763316A/en active Pending
- 2011-02-15 EP EP20110711168 patent/EP2537245A1/en not_active Withdrawn
- 2011-02-15 WO PCT/US2011/024864 patent/WO2011100738A1/en active Application Filing
- 2011-02-15 KR KR20127024295A patent/KR20120117940A/en not_active Application Discontinuation
- 2011-02-15 CA CA2789705A patent/CA2789705A1/en not_active Abandoned
Non-Patent Citations (5)
Title |
---|
AGELIDIS, V.G.; BAKER, D.M.; LAWRANCE, W.B.; NAYAR, C.V.;, PROCEEDINGS OF THE IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, 1997. ISIE '97.,, vol. 2, 7 July 1997 (1997-07-07) - 11 July 1997 (1997-07-11), Guimaraes , Portugal, pages 589 - 594, XP002647728, ISBN: 0-7803-3936-3, DOI: 10.1109/ISIE.1997.649027 * |
AKIRA NABAE ET AL: "A New Neutral-Point-Clamped PWM Inverter", IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, IEEE SERVICE CENTER, PISCATAWAY, NJ, US, vol. 43, no. 5, 1 September 1981 (1981-09-01), pages 518 - 523, XP011213024, ISSN: 0093-9994 * |
BABAEI E ET AL: "A Novel Structure for Multilevel Converters", ELECTRICAL MACHINES AND SYSTEMS, 2005. ICEMS 2005. PROCEEDINGS OF THE EIGHTH INTERNATIONAL CONFERENCE ON NANJING, CHINA 27-29 SEPT. 2005, PISCATAWAY, NJ, USA,IEEE, vol. 2, 27 September 2005 (2005-09-27), pages 1278 - 1283, XP010877704, ISBN: 978-7-5062-7407-4 * |
HINGA P K ET AL: "A new PWM inverter for photovoltaic power generation system", POWER ELECTRONICS SPECIALISTS CONFERENCE, PESC '94 RECORD., 25TH ANNUAL IEEE TAIPEI, TAIWAN 20-25 JUNE 1994, NEW YORK, NY, USA,IEEE, 20 June 1994 (1994-06-20), pages 391 - 395, XP010549411, ISBN: 978-0-7803-1859-5, DOI: DOI:10.1109/PESC.1994.349704 * |
TEHRANI K A ET AL: "A new multilevel inverter model NP without clamping diodes", INDUSTRIAL ELECTRONICS, 2008. IECON 2008. 34TH ANNUAL CONFERENCE OF IEEE, IEEE, PISCATAWAY, NJ, USA, 10 November 2008 (2008-11-10), pages 466 - 472, XP031825464, ISBN: 978-1-4244-1767-4 * |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102510231A (en) * | 2011-11-05 | 2012-06-20 | 山东电力研究院 | Diode clamp type five-level photovoltaic inverter and power supply system using the same |
EP2747268A1 (en) * | 2012-12-18 | 2014-06-25 | General Electric Company | Voltage source current controlled multilevel power converter |
US9312783B2 (en) | 2012-12-18 | 2016-04-12 | General Electric Company | Voltage source current controlled multilevel power converter |
EP2747268B1 (en) * | 2012-12-18 | 2019-04-24 | General Electric Company | Voltage source current controlled multilevel power converter |
FR3022090A1 (en) * | 2014-06-04 | 2015-12-11 | Bosch Gmbh Robert | INVERTER CIRCUIT AND ITS MANAGEMENT METHOD |
WO2016150633A1 (en) * | 2015-03-24 | 2016-09-29 | Siemens Aktiengesellschaft | Converter module for a multi-level energy converter |
US10177682B2 (en) | 2015-03-24 | 2019-01-08 | Siemens Aktiengesellschaft | Switching unit for a converter module for a multi-level energy converter |
US11005388B2 (en) | 2019-02-28 | 2021-05-11 | sonnen, Inc. | Single-phase multi-level asymmetric inverter with AC-bypass and asymmetric modulation strategy |
CN110572063A (en) * | 2019-08-28 | 2019-12-13 | 郑州大学 | Asymmetric input multi-level converter and control method |
CN110572063B (en) * | 2019-08-28 | 2020-11-20 | 郑州大学 | Asymmetric input multi-level converter and control method |
Also Published As
Publication number | Publication date |
---|---|
KR20120117940A (en) | 2012-10-24 |
EP2537245A1 (en) | 2012-12-26 |
CN102763316A (en) | 2012-10-31 |
US20130014384A1 (en) | 2013-01-17 |
CA2789705A1 (en) | 2011-08-18 |
IN2012DN06603A (en) | 2015-10-23 |
US9009956B2 (en) | 2015-04-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9009956B2 (en) | Single phase inverter topology method | |
US10903656B2 (en) | Multilevel inverter device and method | |
US9641098B2 (en) | Multi-level inverter apparatus and method | |
US10063162B2 (en) | Multi level inverter | |
US20120218795A1 (en) | Pulse width modulated control for hybrid inverters | |
WO2015041691A1 (en) | A new four-level converter cell topology for cascaded modular multilevel converters | |
Mersche et al. | Quasi-two-level flying-capacitor-converter for medium voltage grid applications | |
Xue et al. | A new class of single-phase multilevel inverters | |
US11923784B2 (en) | Pyramid-type multilevel converter topology | |
Thakre et al. | Modelling and design of new multilevel inverter for renewable energy systems with less number of unidirectional switches | |
Vanaja et al. | Total harmonic distortion analysis and comparison of diode clamped multilevel Z-source inverter | |
Beigi et al. | A new multilevel inverter topology with reduced number of power switches | |
Kia et al. | Increasing the number of voltage levels in single-phase multilevel converters | |
Susheela et al. | Hybrid topologies of multilevel converter for current waveform improvement | |
Raj et al. | Nine-level inverter with lesser number of power semiconductor switches using dSPACE | |
CN110768557B (en) | H-bridge five-level active neutral point clamped inverter and modulation strategy thereof | |
US11601046B2 (en) | Three-phase double t-type four-level rectifier | |
Yousuf et al. | The comparative THD analysis of neutral clamped multilevel Z-source inverter using novel PWM control techniques | |
Arif et al. | Modified asymmetrical 13-level inverter topology with reduce power semiconductor devices | |
Tang et al. | Novel hybrid cascade asymmetrical converter based on asymmetrical converter | |
Wodajo et al. | A ladder transistor-clamped multilevel inverter with high-voltage variation | |
Mohammadi Sheikhlari et al. | A Multilevel Inverter Structure Based on the Development of Full-Bridge Cells with the Minimum Number of Switches for Renewable Energy Applications | |
CN218587085U (en) | Grid-connected inverter and in-phase power supply system | |
US20240079967A1 (en) | Quasi multi-level converter | |
Elahi et al. | An Efficient Switched-Capacitor Based Single DC Source Inverter with Selective Harmonic Elimination |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201180009562.7 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 11711168 Country of ref document: EP Kind code of ref document: A1 |
|
DPE1 | Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 6603/DELNP/2012 Country of ref document: IN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2011711168 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref document number: 2789705 Country of ref document: CA |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 20127024295 Country of ref document: KR Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 13522419 Country of ref document: US |